

Description

The VSM10P06 uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge .This device is well suited for use as a load switch or in PWM applications.

General Features


- $V_{DS} = -60V, I_D = -10A$
- $R_{DS(ON)} < 120m\Omega @ V_{GS} = -10V$
- $R_{DS(ON)} < 170m\Omega @ V_{GS} = -4.5V$
- High density cell design for ultra low $R_{DS(on)}$
- Fully characterized avalanche voltage and current
- Excellent package for good heat dissipation

Application

- Load switch
- PWM application



TO-252



Schematic Diagram

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM10P06-T2	VSM10P06	TO-252	-	-	-

Absolute Maximum Ratings ($T_c=25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	-60	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous	I_D	-10	A
Pulsed Drain Current	I_{DM}	-40	A
Maximum Power Dissipation	P_D	45	W
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 To 175	°C

Thermal Characteristic

Thermal Resistance, Junction-to-Case ^(Note 2)	$R_{\theta JC}$	3.3	°C/W
--	-----------------	-----	------

Electrical Characteristics ($T_c=25^\circ\text{C}$ unless otherwise noted)


Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$\text{V}_{\text{GS}}=0\text{V}, \text{I}_D=-250\mu\text{A}$	-60	-	-	V
Zero Gate Voltage Drain Current	I_{DSS}	$\text{V}_{\text{DS}}=-60\text{V}, \text{V}_{\text{GS}}=0\text{V}$	-	-	-1	μA
Gate-Body Leakage Current	I_{GSS}	$\text{V}_{\text{GS}}=\pm20\text{V}, \text{V}_{\text{DS}}=0\text{V}$	-	-	±100	nA
On Characteristics ^(Note 3)						
Gate Threshold Voltage	$\text{V}_{\text{GS}(\text{th})}$	$\text{V}_{\text{DS}}=\text{V}_{\text{GS}}, \text{I}_D=-250\mu\text{A}$	-1.0		-2.5	V
Drain-Source On-State Resistance	$\text{R}_{\text{DS}(\text{ON})}$	$\text{V}_{\text{GS}}=-10\text{V}, \text{I}_D=-10\text{A}$	-	106	120	$\text{m}\Omega$
		$\text{V}_{\text{GS}}=-4.5\text{V}, \text{I}_D=-5\text{A}$	-	135	170	$\text{m}\Omega$
Forward Transconductance	g_{FS}	$\text{V}_{\text{DS}}=-5\text{V}, \text{I}_D=-10\text{A}$	-	10	-	S
Dynamic Characteristics ^(Note 4)						
Input Capacitance	C_{iss}	$\text{V}_{\text{DS}}=-30\text{V}, \text{V}_{\text{GS}}=0\text{V}, \text{F}=1.0\text{MHz}$	-	930	-	PF
Output Capacitance	C_{oss}		-	85	-	PF
Reverse Transfer Capacitance	C_{rss}		-	35	-	PF
Switching Characteristics ^(Note 4)						
Turn-on Delay Time	$\text{t}_{\text{d}(\text{on})}$	$\text{V}_{\text{DD}}=-30\text{V}, \text{R}_{\text{L}}=7.5\Omega, \text{V}_{\text{GS}}=-10\text{V}, \text{R}_{\text{G}}=3\Omega$	-	8	-	nS
Turn-on Rise Time	t_r		-	4	-	nS
Turn-Off Delay Time	$\text{t}_{\text{d}(\text{off})}$		-	32	-	nS
Turn-Off Fall Time	t_f		-	7	-	nS
Total Gate Charge	Q_g	$\text{V}_{\text{DS}}=-30, \text{I}_D=-10\text{A}, \text{V}_{\text{GS}}=-10\text{V}$	-	25	-	nC
Gate-Source Charge	Q_{gs}		-	3	-	nC
Gate-Drain Charge	Q_{gd}		-	7	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage ^(Note 3)	V_{SD}	$\text{V}_{\text{GS}}=0\text{V}, \text{I}_s=-10\text{A}$	-		-1.2	V
Diode Forward Current ^(Note 2)	I_s		-	-	-10	A
Reverse Recovery Time	t_{rr}	$\text{T}_J = 25^\circ\text{C}, \text{I}_F = -10\text{A}$ $d\text{i}/dt = -100\text{A}/\mu\text{s}$ ^(Note 3)	-	25		nS
Reverse Recovery Charge	Q_{rr}		-	31		nC

Notes:


1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, $t \leq 10$ sec.
3. Pulse Test: Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
4. Guaranteed by design, not subject to production

Test Circuit


1) E_{AS} test Circuit



2) Gate charge test Circuit



3) Switch Time Test Circuit



Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 2 Transfer Characteristics




Figure 3 Rdson- Drain Current




Figure 4 Rdson-Junction Temperature




Figure 5 Gate Charge









Figure 6 Source- Drain Diode Forward


Figure 7 Capacitance vs Vds

Figure 9 BV_{DSS} vs Junction Temperature

Figure 8 Safe Operation Area

Figure 10 I_D Current De-rating

Figure 11 Normalized Maximum Transient Thermal Impedance