

Description

The VSM3N10 uses advanced trench technology to provide excellent $R_{DS(ON)}$ and low gate charge. This device is suitable for use in inverter and other applications.

General Features


N-channel

- $V_{DS} = 100V, I_D = 3A$
- $V_{DS} = -100V, I_D = -3A$
- $R_{DS(ON)} < 130m\Omega @ V_{GS}=10V$
- $R_{DS(ON)} < 200m\Omega @ V_{GS}=-10V$
- $R_{DS(ON)} < 140m\Omega @ V_{GS}=4.5V$
- $R_{DS(ON)} < 230m\Omega @ V_{GS}=-4.5V$
- High Power and current handling capability
- Lead free product is acquired

P-channel



SOP-8



Schematic Diagram

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM3N10-S8	VSM3N10	SOP-8	Ø330mm	12mm	4000 units

Absolute Maximum Ratings ($T_c=25^\circ C$ unless otherwise noted)

Parameter		Symbol	N-channel	P-channel	Unit
Drain-Source Voltage		V_{DS}	100	-100	V
Gate-Source Voltage		V_{GS}	± 20	± 20	V
Drain Current-Continuous ^(Note 2)	$T_A=25^\circ C$	I_D	3	-3	A
	$T_A=70^\circ C$		2.45	-2.45	A
Drain Current -Pulsed ^(Note 1)		I_{DM}	12	-12	
Power Dissipation	$T_A=25^\circ C$	P_D	2	2	W
Operating Junction and Storage Temperature Range		T_J, T_{STG}	-55 To 150	-55 To 150	°C

Thermal Characteristic

Parameter	Symbol	Typ	Max	Unit
Thermal Resistance,Junction-to-Ambient ^(Note 2) (N-channel)	$R_{\theta JA}$	-	62.5	°C/W
Thermal Resistance,Junction-to-Ambient ^(Note 2) (P-channel)	$R_{\theta JA}$	-	62.5	°C/W

N-channel Electrical Characteristics ($T_c=25^\circ\text{C}$ unless otherwise noted)


Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$\text{V}_{\text{GS}}=0\text{V}, \text{I}_D=250\mu\text{A}$	100	110	-	V
Zero Gate Voltage Drain Current	I_{DSS}	$\text{V}_{\text{DS}}=100\text{V}, \text{V}_{\text{GS}}=0\text{V}$	-	-	1	μA
Gate-Body Leakage Current	I_{GSS}	$\text{V}_{\text{GS}}=\pm 20\text{V}, \text{V}_{\text{DS}}=0\text{V}$	-	-	± 100	nA
On Characteristics (Note 3)						
Gate Threshold Voltage	$\text{V}_{\text{GS}(\text{th})}$	$\text{V}_{\text{DS}}=\text{V}_{\text{GS}}, \text{I}_D=250\mu\text{A}$	1.0	1.5	2.0	V
Drain-Source On-State Resistance	$\text{R}_{\text{DS}(\text{ON})}$	$\text{V}_{\text{GS}}=10\text{V}, \text{I}_D=3\text{A}$	-	95	130	$\text{m}\Omega$
		$\text{V}_{\text{GS}}=4.5\text{V}, \text{I}_D=3\text{A}$		100	140	
Forward Transconductance	g_{FS}	$\text{V}_{\text{DS}}=5\text{V}, \text{I}_D=3\text{A}$	3.5	-	-	S
Dynamic Characteristics (Note 4)						
Input Capacitance	C_{iss}	$\text{V}_{\text{DS}}=50\text{V}, \text{V}_{\text{GS}}=0\text{V}, \text{F}=1.0\text{MHz}$	-	730	-	PF
Output Capacitance	C_{oss}		-	37	-	PF
Reverse Transfer Capacitance	C_{rss}		-	27	-	PF
Switching Characteristics (Note 4)						
Turn-on Delay Time	$t_{\text{d}(\text{on})}$	$\text{V}_{\text{DD}}=50\text{V}, \text{R}_L=15\Omega$ $\text{V}_{\text{GS}}=10\text{V}, \text{R}_G=2.5\Omega$	-	11	-	nS
Turn-on Rise Time	t_r		-	7.4	-	nS
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$		-	35	-	nS
Turn-Off Fall Time	t_f		-	9.1	-	nS
Total Gate Charge	Q_g	$\text{V}_{\text{DS}}=50\text{V}, \text{I}_D=3\text{A}, \text{V}_{\text{GS}}=10\text{V}$	-	21.5	-	nC
Gate-Source Charge	Q_{gs}		-	3.2	-	nC
Gate-Drain Charge	Q_{gd}		-	6	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage (Note 3)	V_{SD}	$\text{V}_{\text{GS}}=0\text{V}, \text{I}_S=3\text{A}$	-	-	1.2	V
Diode Forward Current (Note 2)	I_S		-	-	3	A
Reverse Recovery Time	t_{rr}	$\text{T}_J = 25^\circ\text{C}, \text{IF} = 3\text{A}$ $\text{di}/\text{dt} = 100\text{A}/\mu\text{s}$ (Note 3)	-	26	-	nS
Reverse Recovery Charge	Q_{rr}		-	27	-	nC
Forward Turn-On Time	t_{ton}	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

Notes:


1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. The value of R_{QJA} is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^\circ\text{C}$. The value in any given application depends on the user's specific board design. Surface Mounted on FR4 Board, $t \leq 10$ sec. The current rating is based on the $t \leq 10$ s thermal resistance rating.
3. Pulse Test: Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
4. Guaranteed by design, not subject to production .

Test Circuit


1) E_{AS} test Circuit



2) Gate charge test Circuit



3) Switch Time Test Circuit



N-channel Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 4 Rdson-Junction Temperature




Figure 2 Transfer Characteristics




Figure 5 Gate Charge




Figure 3 Rdson- Drain Current









Figure 6 Source- Drain Diode Forward


Figure 7 Capacitance vs Vds

Figure 9 Power De-rating

Figure 8 Safe Operation Area

Figure 10 Current De-rating

Figure 11 Normalized Maximum Transient Thermal Impedance

P-channel Electrical Characteristics ($T_A=25^\circ\text{C}$ unless otherwise noted)


Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$\text{V}_{\text{GS}}=0\text{V}, \text{I}_D=-250\mu\text{A}$	-100	-	-	V
Zero Gate Voltage Drain Current	I_{DSS}	$\text{V}_{\text{DS}}=-100\text{V}, \text{V}_{\text{GS}}=0\text{V}$	-	-	1	μA
Gate-Body Leakage Current	I_{GSS}	$\text{V}_{\text{GS}}=\pm20\text{V}, \text{V}_{\text{DS}}=0\text{V}$	-	-	±10	μA
On Characteristics ^(Note 3)						
Gate Threshold Voltage	$\text{V}_{\text{GS(th)}}$	$\text{V}_{\text{DS}}=\text{V}_{\text{GS}}, \text{I}_D=-250\mu\text{A}$	-1	-1.9	-3	V
Drain-Source On-State Resistance	$\text{R}_{\text{DS(ON)}}$	$\text{V}_{\text{GS}}=-10\text{V}, \text{I}_D=-3\text{A}$	-	170	200	$\text{m}\Omega$
		$\text{V}_{\text{GS}}=-4.5\text{V}, \text{I}_D=-2\text{A}$		200	230	
Forward Transconductance	g_{FS}	$\text{V}_{\text{DS}}=-5\text{V}, \text{I}_D=-3\text{A}$	2	-	-	S
Dynamic Characteristics ^(Note 4)						
Input Capacitance	C_{iss}	$\text{V}_{\text{DS}}=-25\text{V}, \text{V}_{\text{GS}}=0\text{V},$ $F=1.0\text{MHz}$	-	760	-	PF
Output Capacitance	C_{oss}		-	260	-	PF
Reverse Transfer Capacitance	C_{rss}		-	170	-	PF
Switching Characteristics ^(Note 4)						
Turn-on Delay Time	$t_{\text{d(on)}}$	$\text{V}_{\text{DD}}=-50\text{V}, \text{I}_D=-3\text{A}$ $\text{V}_{\text{GS}}=-10\text{V}, \text{R}_{\text{GEN}}=9\Omega$	-	14	-	nS
Turn-on Rise Time	t_r		-	18	-	nS
Turn-Off Delay Time	$t_{\text{d(off)}}$		-	50	-	nS
Turn-Off Fall Time	t_f		-	18	-	nS
Total Gate Charge	Q_g	$\text{V}_{\text{DS}}=-50\text{V}, \text{I}_D=-3\text{A},$ $\text{V}_{\text{GS}}=-10\text{V}$	-	25	-	nC
Gate-Source Charge	Q_{gs}		-	5	-	nC
Gate-Drain Charge	Q_{gd}		-	7	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage ^(Note 3)	V_{SD}	$\text{V}_{\text{GS}}=0\text{V}, \text{I}_s=-3\text{A}$	-	-	-1.2	V
Diode Forward Current ^(Note 2)	I_s	-	-	-	-3	A
Reverse Recovery Time	t_{rr}	$\text{T}_J = 25^\circ\text{C}, \text{I}_F = -3\text{A}$ $d\text{I}/dt = 100\text{A}/\mu\text{s}$ ^(Note 3)	-	35	-	nS
Reverse Recovery Charge	Q_{rr}		-	46	-	nC
Forward Turn-On Time	t_{on}	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

Notes:


1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, $t \leq 10$ sec.
3. Pulse Test: Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
4. Guaranteed by design, not subject to production
5. E_{AS} condition: $\text{T}_J=25^\circ\text{C}, \text{V}_{\text{DD}}=-50\text{V}, \text{V}_{\text{G}}=-10\text{V}, \text{L}=0.5\text{mH}, \text{R}_g=25\Omega$

Test Circuit


1) E_{AS} Test Circuit



2) Gate Charge Test Circuit



3) Switch Time Test Circuit



Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 4 Rdson-JunctionTemperature




Figure 2 Transfer Characteristics




Figure 5 Gate Charge









Figure 6 Source- Drain Diode Forward


Figure 7 Capacitance vs Vds

Figure 9 Drain Current vs Case Temperature

Figure 8 Safe Operation Area

Figure 10 Power De-rating

Figure 11 Normalized Maximum Transient Thermal Impedance