

## Description

The VSM40N10 uses advanced trench technology and design to provide excellent  $R_{DS(ON)}$  with low gate charge. It can be used in a wide variety of applications.

## General Features


- $V_{DS} = 100V, I_D = 40A$
- $R_{DS(ON)} < 17m\Omega @ V_{GS}=10V$  (Typ:14.5mΩ)
- Special process technology for high ESD capability
- High density cell design for ultra low  $R_{DS(on)}$
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high  $E_{AS}$
- Excellent package for good heat dissipation

## Application

- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible power supply



TO-251



Schematic Diagram

## Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM40N10-T1	VSM40N10	TO-251	-	-	-

## Absolute Maximum Ratings ( $T_C=25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	$V_{DS}$	100	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Drain Current-Continuous	$I_D$	40	A
Drain Current-Continuous( $T_C=100^\circ C$ )	$I_D (100^\circ C)$	28	A
Pulsed Drain Current	$I_{DM}$	160	A
Maximum Power Dissipation	$P_D$	140	W
Derating factor	-	0.94	W/ $^\circ C$
Single pulse avalanche energy (Note 5)	$E_{AS}$	520	mJ
Operating Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 To 175	$^\circ C$

## Thermal Characteristic

Thermal Resistance,Junction-to-Case <sup>(Note 2)</sup>	$R_{\theta JC}$	1.07	°C/W
---	-----------------	------	------

## Electrical Characteristics ( $T_c=25^\circ C$ unless otherwise noted)


Parameter	Symbol	Condition	Min	Typ	Max	Unit
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$BV_{DSS}$	$V_{GS}=0V, I_D=250\mu A$	100	110	-	V
Zero Gate Voltage Drain Current	$I_{DS}$	$V_{DS}=100V, V_{GS}=0V$	-	-	1	$\mu A$
Gate-Body Leakage Current	$I_{GSS}$	$V_{GS}=\pm 20V, V_{DS}=0V$	-	-	$\pm 100$	nA
<b>On Characteristics</b> <sup>(Note 3)</sup>						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=250\mu A$	2	3	4	V
Drain-Source On-State Resistance	$R_{DS(on)}$	$V_{GS}=10V, I_D=28A$	-	14.5	17	$m\Omega$
Forward Transconductance	$g_{FS}$	$V_{DS}=25V, I_D=28A$	32	-	-	S
<b>Dynamic Characteristics</b> <sup>(Note 4)</sup>						
Input Capacitance	$C_{iss}$	$V_{DS}=30V, V_{GS}=0V, F=1.0MHz$	-	3400	-	PF
Output Capacitance	$C_{oss}$		-	290	-	PF
Reverse Transfer Capacitance	$C_{rss}$		-	221	-	PF
<b>Switching Characteristics</b> <sup>(Note 4)</sup>						
Turn-on Delay Time	$t_{d(on)}$	$VDD=30V, ID=2A, RL=15\Omega, RG=2.5\Omega, VGS=10V$	-	15	-	nS
Turn-on Rise Time	$t_r$		-	11	-	nS
Turn-Off Delay Time	$t_{d(off)}$		-	52	-	nS
Turn-Off Fall Time	$t_f$		-	13	-	nS
Total Gate Charge	$Q_g$	$ID=30A, VDD=30V, VGS=10V$	-	94	-	nC
Gate-Source Charge	$Q_{gs}$		-	16	-	nC
Gate-Drain Charge	$Q_{gd}$		-	24	-	nC
<b>Drain-Source Diode Characteristics</b>						
Diode Forward Voltage <sup>(Note 3)</sup>	$V_{SD}$	$V_{GS}=0V, I_S=28A$	-	0.85	1.2	V
Diode Forward Current <sup>(Note 2)</sup>	$I_S$		-	-	40	A
Reverse Recovery Time	$t_{rr}$	$TJ = 25^\circ C, IF = 28A$ $di/dt = 100A/\mu s$ <sup>(Note 3)</sup>	-	33		nS
Reverse Recovery Charge	$Q_{rr}$		-	54		nC
Forward Turn-On Time	$t_{on}$	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

## Notes:


1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board,  $t \leq 10$  sec.
3. Pulse Test: Pulse Width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$ .
4. Guaranteed by design, not subject to production
5. EAS condition:  $T_j=25^\circ C, V_{DD}=50V, V_G=10V, L=0.5mH, R_g=25\Omega$

## Test Circuit


### 1) E<sub>AS</sub> test Circuit




### 2) Gate charge test Circuit




### 3) Switch Time Test Circuit




### Typical Electrical and Thermal Characteristics (Curves)




**Figure 1 Output Characteristics**




**Figure 4  $R_{DSON}$ -Junction Temperature**




**Figure 2 Transfer Characteristics**








**Figure 5 Gate Charge**



**Figure 3  $R_{DSON}$ - Drain Current**



**Figure 6 Source- Drain Diode Forward**


**Figure 7 Capacitance vs Vds**

**Figure 9  $BV_{DSS}$  vs Junction Temperature**

**Figure 8 Safe Operation Area**

**Figure 10  $V_{GS(\text{th})}$  vs Junction Temperature**

**Figure 11 Normalized Maximum Transient Thermal Impedance**