

## Description



The VSM57N10 uses advanced trench technology and design to provide excellent  $R_{DS(ON)}$  with low gate charge. It can be used in a wide variety of applications.

## General Features

- $V_{DS} = 100V, I_D = 57A$
- $R_{DS(ON)} < 16m\Omega @ V_{GS}=10V$  (Typ:11.7mΩ)
- Special process technology for high ESD capability
- High density cell design for ultra low  $R_{DS(on)}$
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high  $E_{AS}$
- Excellent package for good heat dissipation

## Application

- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible power supply



Schematic Diagram

## Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM57N10-T7	VSM57N10	TO-247	-	-	-

## Absolute Maximum Ratings ( $T_c=25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	$V_{DS}$	100	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Drain Current-Continuous	$I_D$	57	A
Drain Current-Continuous( $T_c=100^\circ C$ )	$I_D (100^\circ C)$	40	A
Pulsed Drain Current	$I_{DM}$	190	A
Maximum Power Dissipation	$P_D$	180	W
Derating factor		1.2	W/°C
Single pulse avalanche energy <sup>(Note 5)</sup>	$E_{AS}$	580	mJ
Operating Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 To 175	°C

### Thermal Characteristic

Thermal Resistance, Junction-to-Case <sup>(Note 2)</sup>	$R_{\theta JC}$	0.83	°C/W
--	-----------------	------	------

### Electrical Characteristics ( $T_c=25^\circ C$ unless otherwise noted)


Parameter	Symbol	Condition	Min	Typ	Max	Unit
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$BV_{DSS}$	$V_{GS}=0V, I_D=250\mu A$	100	110	-	V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS}=100V, V_{GS}=0V$	-	-	1	$\mu A$
Gate-Body Leakage Current	$I_{GSS}$	$V_{GS}=\pm 20V, V_{DS}=0V$	-	-	$\pm 100$	nA
<b>On Characteristics</b> <sup>(Note 3)</sup>						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=250\mu A$	2	3	4	V
Drain-Source On-State Resistance	$R_{DS(on)}$	$V_{GS}=10V, I_D=28A$	-	11.7	16	$m\Omega$
Forward Transconductance	$g_{FS}$	$V_{DS}=25V, I_D=28A$	32	-	-	S
<b>Dynamic Characteristics</b> <sup>(Note 4)</sup>						
Input Capacitance	$C_{iss}$	$V_{DS}=25V, V_{GS}=0V, F=1.0MHz$	-	4400	-	PF
Output Capacitance	$C_{oss}$		-	320	-	PF
Reverse Transfer Capacitance	$C_{rss}$		-	240	-	PF
<b>Switching Characteristics</b> <sup>(Note 4)</sup>						
Turn-on Delay Time	$t_{d(on)}$	$V_{DD}=50V, I_D=28A, V_{GS}=10V, R_{GEN}=2.5\Omega$	-	12	-	nS
Turn-on Rise Time	$t_r$		-	55	-	nS
Turn-Off Delay Time	$t_{d(off)}$		-	45	-	nS
Turn-Off Fall Time	$t_f$		-	47	-	nS
Total Gate Charge	$Q_g$	$V_{DS}=80V, I_D=28A, V_{GS}=10V$	-	95	-	nC
Gate-Source Charge	$Q_{gs}$		-	18	-	nC
Gate-Drain Charge	$Q_{gd}$		-	25	-	nC
<b>Drain-Source Diode Characteristics</b>						
Diode Forward Voltage <sup>(Note 3)</sup>	$V_{SD}$	$V_{GS}=0V, I_s=28A$	-	0.85	1.2	V
Diode Forward Current <sup>(Note 2)</sup>	$I_s$		-	-	57	A
Reverse Recovery Time	$t_{rr}$	$T_J = 25^\circ C, IF = 28A$ $di/dt = 100A/\mu s$ <sup>(Note 3)</sup>	-	36	-	nS
Reverse Recovery Charge	$Q_{rr}$		-	56	-	nC
Forward Turn-On Time	$t_{on}$	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

### Notes:


1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board,  $t \leq 10$  sec.
3. Pulse Test: Pulse Width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$ .
4. Guaranteed by design, not subject to production
5. EAS condition:  $T_j=25^\circ C, V_{DD}=50V, V_G=10V, L=0.5mH, R_g=25\Omega$

## Test Circuit


### 1) E<sub>AS</sub> test Circuit




### 2) Gate charge test Circuit




### 3) Switch Time Test Circuit




### Typical Electrical and Thermal Characteristics (Curves)




**Figure 1 Output Characteristics**




**Figure 4 Rdson-JunctionTemperature**




**Figure 2 Transfer Characteristics**








**Figure 5 Gate Charge**



**Figure 3 Rdson- Drain Current**



**Figure 6 Source- Drain Diode Forward**


**Figure 7 Capacitance vs Vds**

**Figure 9  $BV_{DSS}$  vs Junction Temperature**

**Figure 8 Safe Operation Area**

**Figure 10  $V_{GS(th)}$  vs Junction Temperature**

**Figure 11 Normalized Maximum Transient Thermal Impedance**