## Description

The VSM9N10 uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.

## General Features

- $V_{DS}$ =100V,$I_D$ =9.6A
  $R_{DS(ON)}$ < 140mΩ @ $V_{GS}$=10V (Typ:108mΩ)
- High density cell design for ultra low Rdson
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high $E_{AS}$
- Excellent package for good heat dissipation
- Special process technology for high ESD capability

## Application

- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible power supply


TO-252




Schematic Diagram

## Package Marking and Ordering Information

| Device Marking | Device | Device Package | Reel Size | Tape width | Quantity |
|---|---|---|---|---|---|
| VSM9N10-T2 | VSM9N10 | TO-252 | - | - | - |

## Absolute Maximum Ratings ($T_C$=25℃unless otherwise noted)

| Parameter | Symbol | Limit | Unit |
|---|---|---|---|
| Drain-Source Voltage | $V_{DS}$ | 100 | V |
| Gate-Source Voltage | $V_{GS}$ | ±20 | V |
| Drain Current-Continuous | $I_D$ | 9.6 | A |
| Drain Current-Continuous($T_C$=100℃) | $I_D$ (100℃) | 6.5 | A |
| Pulsed Drain Current | $I_{DM}$ | 38.4 | A |
| Maximum Power Dissipation | $P_D$ | 30 | W |
| Derating factor | | 0.2 | W/℃ |
| Single pulse avalanche energy (Note 5) | $E_{AS}$ | 20 | mJ |
| Operating Junction and Storage Temperature Range | $T_J$,$T_{STG}$ | -55 To 175 | ℃ |

## Thermal Characteristic

| | | | |
|---|---|---|---|
| Thermal Resistance,Junction-to-Case (Note 2) | $R_{\theta JC}$ | 5 | ℃/W |

## Electrical Characteristics ($T_C$=25℃unless otherwise noted)

| Parameter | Symbol | Condition | Min | Typ | Max | Unit |
|---|---|---|---|---|---|---|
| **Off Characteristics** | | | | | | |
| Drain-Source Breakdown Voltage | $BV_{DSS}$ | $V_{GS}$=0V $I_D$=250μA | 100 | 110 | - | V |
| Zero Gate Voltage Drain Current | $I_{DSS}$ | $V_{DS}$=100V,$V_{GS}$=0V | - | - | 1 | μA |
| Gate-Body Leakage Current | $I_{GSS}$ | $V_{GS}$=±20V,$V_{DS}$=0V | - | - | ±100 | nA |
| **On Characteristics** (Note 3) | | | | | | |
| Gate Threshold Voltage | $V_{GS(th)}$ | $V_{DS}$=$V_{GS}$,$I_D$=250μA | 1.2 | 1.8 | 2.5 | V |
| Drain-Source On-State Resistance | $R_{DS(ON)}$ | $V_{GS}$=10V, $I_D$=6A | - | 108 | 140 | mΩ |
| Forward Transconductance | $g_{FS}$ | $V_{DS}$=25V,$I_D$=6A | 3.5 | - | - | S |
| **Dynamic Characteristics** (Note4) | | | | | | |
| Input Capacitance | $C_{lss}$ | $V_{DS}$=25V,$V_{GS}$=0V, F=1.0MHz | - | 690 | - | PF |
| Output Capacitance | $C_{oss}$ | | - | 120 | - | PF |
| Reverse Transfer Capacitance | $C_{rss}$ | | - | 90 | - | PF |
| **Switching Characteristics** (Note 4) | | | | | | |
| Turn-on Delay Time | $t_{d(on)}$ | $V_{DD}$=30V,$I_D$=2A,$R_L$=15Ω $V_{GS}$=10V,$R_G$=2.5Ω | - | 11 | - | nS |
| Turn-on Rise Time | $t_r$ | | - | 7.4 | - | nS |
| Turn-Off Delay Time | $t_{d(off)}$ | | - | 35 | - | nS |
| Turn-Off Fall Time | $t_f$ | | - | 9.1 | - | nS |
| Total Gate Charge | $Q_g$ | $V_{DS}$=30V,$I_D$=3A, $V_{GS}$=10V | - | 15.5 | | nC |
| Gate-Source Charge | $Q_{gs}$ | | - | 3.2 | - | nC |
| Gate-Drain Charge | $Q_{gd}$ | | - | 4.7 | - | nC |
| **Drain-Source Diode Characteristics** | | | | | | |
| Diode Forward Voltage (Note 3) | $V_{SD}$ | $V_{GS}$=0V,$I_S$=9.6A | - | - | 1.2 | V |
| Diode Forward Current (Note 2) | $I_S$ | | - | - | 9.6 | A |
| Reverse Recovery Time | $t_{rr}$ | TJ = 25°C, IF =9.6A di/dt = 100A/μs (Note3) | - | 21 | | nS |
| Reverse Recovery Charge | Qrr | | - | 97 | | nC |
| Forward Turn-On Time | $t_{on}$ | Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD) | | | | |

## Notes:

**1.** Repetitive Rating: Pulse width limited by maximum junction temperature.
**2.** Surface Mounted on FR4 Board, t ≤ 10 sec.
**3.** Pulse Test: Pulse Width ≤ 300μs, Duty Cycle ≤ 2%.
**4.** Guaranteed by design, not subject to production
**5.** EAS condition：Tj=25℃,$V_{DD}$=50V,$V_G$=10V,L=0.5mH,Rg=25Ω

## Test Circuit

### 1) $E_{AS}$ test Circuit




### 2) Gate charge test Circuit




### 3) Switch Time Test Circuit



## Typical Electrical and Thermal Characteristics (Curves)




**Figure 1 Output Characteristics**




**Figure 2 Transfer Characteristics**




**Figure 3 Rdson- Drain Current**




**Figure 4 Rdson-JunctionTemperature**




**Figure 5 Gate Charge**




**Figure 6 Source- Drain Diode Forward**




**Figure 7 Capacitance vs Vds**




**Figure 9 $BV_{DSS}$ vs Junction Temperature**




**Figure 8 Safe Operation Area**




**Figure 10 $V_{GS(th)}$ vs Junction Temperature**




**Figure 11 Normalized Maximum Transient Thermal Impedance**