

Description

The VSM17P06 uses advanced trench technology to provide excellent $R_{DS(ON)}$. This device is suitable for use as a load switch or power management.

Application


- Power management
- Load switch

General Features

- $V_{DS} = -60V, I_D = -17A$
 $R_{DS(ON)} < 48m\Omega @ V_{GS} = -10V$
 $R_{DS(ON)} < 55m\Omega @ V_{GS} = -4.5V$
- High power and current handing capability
- Lead free product is acquired
- Surface mount package



DFN3x3



Schematic

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM17P06	VSM17P06-D33	DFN3x3	-	-	-

Absolute Maximum Ratings ($T_c=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	-60	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous	I_D	-17	A
Drain Current-Continuous($T_c=100^\circ\text{C}$)	$I_D(100^\circ\text{C})$	-12	A
Pulsed Drain Current	I_{DM}	-68	A
Maximum Power Dissipation	P_D	32	W
Derating factor		0.26	W/ $^\circ\text{C}$
Single pulse avalanche energy (Note 5)	E_{AS}	55	mJ
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 To 150	$^\circ\text{C}$

Thermal Characteristic

Thermal Resistance, Junction-to-Case (Note 2)	$R_{\theta JC}$	3.9	$^\circ\text{C/W}$
---	-----------------	-----	--------------------

Electrical Characteristics ($T_c=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
-----------	--------	-----------	-----	-----	-----	------


Off Characteristics						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V I _D =-250μA	-60	-	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =-60V,V _{GS} =0V	-	-	-1	μA
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V,V _{DS} =0V	-	-	±100	nA
On Characteristics (Note 3)						
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} ,I _D =-250μA	-1	-1.5	-2.0	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =-10V, I _D =-8A	-	40	48	mΩ
		V _{GS} =-4.5V, I _D =-8A	-	48	55	mΩ
Forward Transconductance	g _{FS}	V _{DS} =-5V,I _D =-8A	-	10	-	S
Dynamic Characteristics (Note4)						
Input Capacitance	C _{iss}	V _{DS} =-30V,V _{GS} =0V, F=1.0MHz	-	1630.7	-	PF
Output Capacitance	C _{oss}		-	90.6	-	PF
Reverse Transfer Capacitance	C _{rss}		-	77.3	-	PF
Switching Characteristics (Note 4)						
Turn-on Delay Time	t _{d(on)}	V _{DD} =-30V, R _L =1.5Ω, V _{GS} =-10V,R _G =3Ω	-	11	-	nS
Turn-on Rise Time	t _r		-	14	-	nS
Turn-Off Delay Time	t _{d(off)}		-	33	-	nS
Turn-Off Fall Time	t _f		-	13	-	nS
Total Gate Charge	Q _g	V _{DS} =-30,I _D =-8A, V _{GS} =-10V	-	30		nC
Gate-Source Charge	Q _{gs}		-	3.4		nC
Gate-Drain Charge	Q _{gd}		-	6.7		nC
Drain-Source Diode Characteristics						
Diode Forward Voltage (Note 3)	V _{SD}	V _{GS} =0V,I _S =-8A	-		-1.2	V
Diode Forward Current (Note 2)	I _S		-	-	-17	A
Reverse Recovery Time	t _{rr}	TJ = 25°C, IF =- 8A di/dt = -100A/μs(Note3)	-	34		nS
Reverse Recovery Charge	Q _{rr}		-	37		nC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

Notes:


1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, $t \leq 10$ sec.
3. Pulse Test: Pulse Width $\leq 300\mu s$, Duty Cycle $\leq 2\%$.
4. Guaranteed by design, not subject to production
5. E_{AS} condition: $T_J=25^\circ C, V_{DD}=-30V, V_G=-10V, L=0.5mH, R_G=25\Omega$

Test Circuit


1) E_{AS} Test Circuit



2) Gate Charge Test Circuit



3) Switch Time Test Circuit



Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 2 Transfer Characteristics




Figure 3 Rdson- Drain Current




Figure 4 Rdson-Junction Temperature




Figure 5 Gate Charge









Figure 6 Source- Drain Diode Forward


Figure 7 Capacitance vs Vds

Figure 9 Power De-rating

Figure 8 Safe Operation Area

Figure 10 ID Current De-rating

Figure 11 Normalized Maximum Transient Thermal Impedance