

Description

The VSM50P03 uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.

Application


- Battery and loading switching
- Ideal for high-frequency switching and synchronous rectification

General Features

- $V_{DS} = -30V, I_D = -50A$
 $R_{DS(ON)} < 7m\Omega @ V_{GS} = -10V$
 $R_{DS(ON)} < 11m\Omega @ V_{GS} = -4.5V$
- High density cell design for ultra low $R_{DS(on)}$
- Very low on-resistance $R_{DS(on)}$
- Good stability and uniformity with high E_{AS}
- 150 °C operating temperature
- Pb-free lead plating



DFN5x6



Schematic

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM50P03	VSM50P03-D56	DFN5x6	-	-	-

Absolute Maximum Ratings ($T_C = 25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	-30	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous	I_D	-50	A
Pulsed Drain Current	I_{DM}	-200	A
Maximum Power Dissipation	P_D	65	W
Derating factor		0.52	W/°C
Single pulse avalanche energy ^(Note 5)	E_{AS}	900	mJ
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 To 150	°C

Thermal Characteristic

Thermal Resistance, Junction-to-Case ^(Note 2)	$R_{\theta JC}$	1.92	°C/W
--	-----------------	------	------

Electrical Characteristics (TC=25°C unless otherwise noted)


Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V I _D =-250μA	-30	-33	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =-30V, V _{GS} =0V	-	-	1	μA
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V, V _{DS} =0V	-	-	±100	nA
On Characteristics (Note 3)						
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} , I _D =-250μA	-1	-1.5	-2.2	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =-10V, I _D =-20A	-	5.5	7	mΩ
		V _{GS} =-4.5V, I _D =-20A	-	7	11	mΩ
Forward Transconductance	g _{FS}	V _{DS} =-5V, I _D =-20A	-	50	-	S
Dynamic Characteristics (Note4)						
Input Capacitance	C _{ISS}	V _{DS} =-15V, V _{GS} =0V, F=1.0MHz	-	7016	-	PF
Output Capacitance	C _{OSS}		-	838	-	PF
Reverse Transfer Capacitance	C _{RSS}		-	616	-	PF
Switching Characteristics (Note 4)						
Turn-on Delay Time	t _{d(on)}	V _{DD} =-15V, I _D =-20A V _{GS} =-10V, R _{GEN} =6Ω	-	13	-	nS
Turn-on Rise Time	t _r		-	16	-	nS
Turn-Off Delay Time	t _{d(off)}		-	80	-	nS
Turn-Off Fall Time	t _f		-	45	-	nS
Total Gate Charge	Q _g	V _{DS} =-15V, I _D =-20A, V _{GS} =-10V	-	92.5	-	nC
Gate-Source Charge	Q _{gs}		-	11.5	-	nC
Gate-Drain Charge	Q _{gd}		-	17	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage (Note 3)	V _{SD}	V _{GS} =0V, I _S =-20A	-	-0.85	-1.2	V
Diode Forward Current (Note 2)	I _S		-	-	-50	A
Reverse Recovery Time	t _{rr}	TJ = 25°C, IF = -20A di/dt = 100A/μs (Note3)	-	35	-	nS
Reverse Recovery Charge	Q _{rr}		-	50	-	nC

Notes:


1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, $t \leq 10$ sec.
3. Pulse Test: Pulse Width $\leq 300\mu s$, Duty Cycle $\leq 2\%$.
4. Guaranteed by design, not subject to production
5. EAS condition: $T_J=25^\circ C, V_{DD}=-15V, V_G=-10V, L=0.5mH, R_g=25\Omega$

Test Circuit


1) E_{AS} Test Circuit









2) Gate Charge Test Circuit




3) Switch Time Test Circuit




Typical Electrical and Thermal Characteristics (Curves)



Figure 1 Output Characteristics

Figure 2 Transfer Characteristics

Figure 3 Rdson- Drain Current

Figure 4 Rdson-Junction Temperature

Figure 5 Gate Charge

Figure 6 Source- Drain Diode Forward




-Vds Drain-Source Voltage (V)
Figure 7 Capacitance vs Vds



TJ-Junction Temperature(°C)
Figure 9 Power De-rating



-Vds Drain-Source Voltage (V)
Figure 8 Safe Operation Area



TJ-Junction Temperature(°C)
Figure 10 ID Current Derating vs Junction Temperature




Figure 11 Normalized Maximum Transient Thermal Impedance