

Description


The VSM60P05N uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. This device is well suited for use as a load switch or in PWM applications.

General Features


- $V_{DS} = -60V, I_D = -5A$
 $R_{DS(ON)} < 65m\Omega @ V_{GS} = -10V$
 $R_{DS(ON)} < 85m\Omega @ V_{GS} = -4.5V$
- High density cell design for ultra low R_{dson}
- Fully characterized avalanche voltage and current
- Excellent package for good heat dissipation

Application

- Load switch
- PWM application



SOT-23



Schematic

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM60P05N	VSM60P05N-S2	SOT-23	Ø180mm	8 mm	3000 units

Absolute Maximum Ratings ($T_C = 25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	-60	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous	I_D	-5	A
Pulsed Drain Current	I_{DM}	-20	A
Maximum Power Dissipation	P_D	3.1	W
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 To 150	$^\circ C$

Thermal Characteristic

Thermal Resistance, Junction-to-Ambient ^(Note 2)	$R_{\theta JA}$	40.3	$^\circ C/W$
---	-----------------	------	--------------

Electrical Characteristics ($T_C = 25^\circ C$ unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						


Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V I _D =-250μA	-60	-	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =-60V, V _{GS} =0V	-	-	-1	μA
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V, V _{DS} =0V	-	-	±100	nA
On Characteristics (Note 3)						
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} , I _D =-250μA	-1.0	-1.5	-2.0	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =-10V, I _D =-5A	-	55	65	mΩ
		V _{GS} =-4.5V, I _D =-5A	-	70	85	mΩ
Forward Transconductance	g _{FS}	V _{DS} =-5V, I _D =-5A	-	10	-	S
Dynamic Characteristics (Note4)						
Input Capacitance	C _{iss}	V _{DS} =-30V, V _{GS} =0V, F=1.0MHz	-	1153	-	PF
Output Capacitance	C _{OSS}		-	93.7	-	PF
Reverse Transfer Capacitance	C _{rSS}		-	77.7	-	PF
Switching Characteristics (Note 4)						
Turn-on Delay Time	t _{d(on)}	V _{DD} =-30V, R _L =6Ω, V _{GS} =-10V, R _G =3Ω	-	8	-	nS
Turn-on Rise Time	t _r		-	5	-	nS
Turn-Off Delay Time	t _{d(off)}		-	32	-	nS
Turn-Off Fall Time	t _f		-	8	-	nS
Total Gate Charge	Q _g	V _{DS} =-30, I _D =-5A, V _{GS} =-10V	-	15.8	-	nC
Gate-Source Charge	Q _{gs}		-	2.7	-	nC
Gate-Drain Charge	Q _{gd}		-	3.5	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage (Note 3)	V _{SD}	V _{GS} =0V, I _S =-5A	-		-1.2	V
Diode Forward Current (Note 2)	I _S		-	-	-5	A
Reverse Recovery Time	t _{rr}	T _J = 25°C, I _F =- 5A	-	27		nS
Reverse Recovery Charge	Q _{rr}	di/dt = -100A/μs (Note3)	-	32		nC

Notes:


1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, $t \leq 10$ sec.
3. Pulse Test: Pulse Width $\leq 300\mu s$, Duty Cycle $\leq 2\%$.
4. Guaranteed by design, not subject to production

Test Circuit


1) E_{AS} test Circuit



2) Gate charge test Circuit



3) Switch Time Test Circuit



Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 2 Transfer Characteristics




Figure 3 $R_{DS(on)}$ - Drain Current




Figure 4 $R_{DS(on)}$ -Junction Temperature




Figure 5 Gate Charge









Figure 6 Source- Drain Diode Forward


Figure 7 Capacitance vs Vds

Figure 9 BV_{DSS} vs Junction Temperature

Figure 8 Safe Operation Area

Figure 10 I_D Current De-rating

Figure 11 Normalized Maximum Transient Thermal Impedance