

Description

The VSM35P10 uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.

General Features


- $V_{DS} = -100V, I_D = -35A$
 $R_{DS(ON)} < 40m\Omega @ V_{GS} = -10V$ (Typ:30m Ω)
 $R_{DS(ON)} < 45m\Omega @ V_{GS} = -4.5V$ (Typ:32m Ω)
- Super high dense cell design
- Advanced trench process technology
- Reliable and rugged
- High density cell design for ultra low On-Resistance

Application

- Portable equipment and battery powered systems



TO-252



Schematic

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM35P10	VSM35P10-T2	TO-252	-	-	-

Absolute Maximum Ratings ($T_c=25^{\circ}C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	-100	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous	I_D	-35	A
Drain Current-Continuous($T_c=100^{\circ}C$)	$I_D(100^{\circ}C)$	-27	A
Pulsed Drain Current	I_{DM}	-140	A
Maximum Power Dissipation	P_D	125	W
Single pulse avalanche energy (Note 1)	E_{AS}	368	mJ
Derating factor		0.833	W/ $^{\circ}C$
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 To 175	$^{\circ}C$

Thermal Characteristic

Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	1.2	$^{\circ}C/W$
Thermal Resistance, Junction-to-Ambient (Note 2)	$R_{\theta JA}$	50	$^{\circ}C/W$

Electrical Characteristics (T_c=25°C unless otherwise noted)


Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V I _D =-250μA	-100	-	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =-100V, V _{GS} =0V	-	-	-1	μA
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V, V _{DS} =0V	-	-	±100	nA
On Characteristics						
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} , I _D =-250μA	-1.5	-1.8	-2.5	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =-10V, I _D =-20A	-	30	40	mΩ
		V _{GS} =-4.5V, I _D =-20A	-	32	45	mΩ
Forward Transconductance	g _{FS}	V _{DS} =-10V, I _D =-20A	-	50	-	S
Dynamic Characteristics						
Input Capacitance	C _{iss}	V _{DS} =-50V, V _{GS} =0V, F=1.0MHz	-	5720	-	pF
Output Capacitance	C _{OSS}		-	190	-	pF
Reverse Transfer Capacitance	C _{rSS}		-	128	-	pF
Switching Characteristics (Note 3)						
Turn-on Delay Time	t _{d(on)}	V _{DD} =-50V, I _D =-20A V _{GS} =-10V, R _{GEN} =9.1Ω	-	17	-	nS
Turn-on Rise Time	t _r		-	80	-	nS
Turn-Off Delay Time	t _{d(off)}		-	45	-	nS
Turn-Off Fall Time	t _f		-	65	-	nS
Total Gate Charge	Q _g	V _{DS} =-50V, I _D =-20A, V _{GS} =-10V	-	118	-	nC
Gate-Source Charge	Q _{gs}		-	19.8	-	nC
Gate-Drain Charge	Q _{gd}		-	22.2	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage	V _{SD}	V _{GS} =0V, I _S =-20A	-	-	-1.2	V
Diode Forward Current	I _S	-	-	-	-35	A
Reverse Recovery Time	t _{rr}	T _J = 25°C, I _F =-20A di/dt = 100A/μs	-	90	-	nS
Reverse Recovery Charge	Q _{rr}		-	145	-	nC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

Notes:


1. EAS condition : T_J=25°C, V_{DD}=-50V, V_G=-10V, L=0.5mH, R_g=25Ω.
2. The value of R_{θJA} is measured with the device mounted on 1in2 FR-4 board with 2oz. Copper, in a still air environment with T_A=25°C. The maximum allowed junction temperature of 175°C. The value in any given application depends on the user's specific board design, and the maximum temperature of 175°C may be used if the PCB allows it.
3. Guaranteed by design, not subject to production.
4. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T_{J(MAX)}=175°C. The SOA curve provides a single pulse rating.

Test Circuit


1) E_{AS} test Circuit



2) Gate charge test Circuit



3) Switch Time Test Circuit



Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 2 Transfer Characteristics




Figure 3 Rdson- Drain Current




Figure 4 Rdson-Junction Temperature




Figure 5 Gate Charge









Figure 6 Source- Drain Diode Forward


Figure 7 Capacitance vs Vds

Figure 9 Drain Current vs Case Temperature

Figure 8 Safe Operation Area (Note 4)

Figure 10 Power De-rating

Figure 11 Normalized Maximum Transient Thermal Impedance