

Description

The VSM50P06 uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. This device is well suited for use as a load switch or in PWM applications.

General Features


- $V_{DS} = -60V, I_D = -50A$
 $R_{DS(ON)} < 26m\Omega @ V_{GS} = -10V$
 $R_{DS(ON)} < 32m\Omega @ V_{GS} = -4.5V$
- High density cell design for ultra low R_{dson}
- Fully characterized avalanche voltage and current
- Excellent package for good heat dissipation

Application

- Load switch
- PWM application



TO-252



Schematic

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM50P06	VSM50P06-T2	TO-252	-	-	-

Absolute Maximum Ratings ($T_C = 25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	-60	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous	I_D	-50	A
	$I_D (T_C = 100^\circ C)$	-35	A
Pulsed Drain Current	I_{DM}	-200	A
Maximum Power Dissipation	P_D	140	W
Derating factor		0.93	W/ $^\circ C$
Single pulse avalanche energy (Note 5)	E_{AS}	144	mJ
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 To 175	$^\circ C$

Thermal Characteristic

Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	1.07	$^\circ C/W$
Thermal Resistance, Junction-to-Ambient (Note 2)	$R_{\theta JA}$	50	$^\circ C/W$

Electrical Characteristics ($T_c=25^{\circ}\text{C}$ unless otherwise noted)


Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{GS}=0V, I_D=-250\mu A$	-60	-	-	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS}=-60V, V_{GS}=0V$	-	-	-1	μA
Gate-Body Leakage Current	I_{GSS}	$V_{GS}=\pm 20V, V_{DS}=0V$	-	-	± 100	nA
On Characteristics (Note 3)						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=-250\mu A$	-1.0	-1.6	-2.5	V
Drain-Source On-State Resistance	$R_{DS(ON)}$	$V_{GS}=-10V, I_D=-20A$	-	22	26	m Ω
Drain-Source On-State Resistance	$R_{DS(ON)}$	$V_{GS}=-4V, I_D=-20A$		26	32	m Ω
Forward Transconductance	g_{FS}	$V_{DS}=-5V, I_D=-17A$	-	29	-	S
Dynamic Characteristics (Note4)						
Input Capacitance	C_{iss}	$V_{DS}=-30V, V_{GS}=0V,$ $F=1.0MHz$	-	2835	-	pF
Output Capacitance	C_{oss}		-	129	-	pF
Reverse Transfer Capacitance	C_{rss}		-	121	-	pF
Switching Characteristics (Note 4)						
Turn-on Delay Time	$t_{d(on)}$	$V_{DD}=-30V, R_L=3.75\Omega,$ $V_{GS}=-10V, R_G=3\Omega$	-	15	-	nS
Turn-on Rise Time	t_r		-	20	-	nS
Turn-Off Delay Time	$t_{d(off)}$		-	45	-	nS
Turn-Off Fall Time	t_f		-	23	-	nS
Total Gate Charge	Q_g	$V_{DS}=-30, I_D=-20A,$ $V_{GS}=-10V$	-	58	-	nC
Gate-Source Charge	Q_{gs}		-	10	-	nC
Gate-Drain Charge	Q_{gd}		-	14	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage (Note 3)	V_{SD}	$V_{GS}=0V, I_S=-20A$	-	-	-1.2	V
Diode Forward Current (Note 2)	I_S		-	-	-50	A
Reverse Recovery Time	t_{rr}	$T_J = 25^{\circ}C, I_F = -20A$	-	42	-	nS
Reverse Recovery Charge	Q_{rr}	$di/dt = -100A/\mu s^{(Note3)}$	-	60	-	nC

Notes:


1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. The value of $R_{\theta JA}$ is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^{\circ}\text{C}$. The value in any given application depends on the user's specific board design, and the maximum temperature of 150 $^{\circ}\text{C}$ may be used if the PCB allows it.
3. Pulse Test: Pulse Width $\leq 300\mu s$, Duty Cycle $\leq 2\%$.
4. Guaranteed by design, not subject to production
5. EAS condition: $T_J=25^{\circ}\text{C}, V_{DD}=-30V, V_G=-10V, L=0.5mH, R_g=25\Omega$

Test Circuit


1) E_{AS} test Circuit



2) Gate charge test Circuit



3) Switch Time Test Circuit



Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 2 Transfer Characteristics




Figure 3 Rdson- Drain Current




Figure 4 Rdson-Junction Temperature




Figure 5 Gate Charge









Figure 6 Source- Drain Diode Forward


Figure 7 Capacitance vs Vds

Figure 9 Power De-rating

Figure 8 Safe Operation Area

Figure 10 ID Current De-rating

Figure 11 Normalized Maximum Transient Thermal Impedance