

Description


The VSM20N06 uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.

Application


- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible power supply

General Features

- $V_{DS} = 60V, I_D = 20A$
 $R_{DS(ON)} < 23m\Omega @ V_{GS}=10V$
 $R_{DS(ON)} < 30m\Omega @ V_{GS}=4.5V$
- High power and current handling capability
- Fully characterized avalanche voltage and current
- Lead free product is acquired
- Surface mount package



DFN3x3



Schematic

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM20N06	VSM20N06-D33	DFN3x3	-	-	-

Absolute Maximum Ratings ($T_A=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	60	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous	I_D	20	A
Drain Current-Continuous($T_C=100^\circ\text{C}$)	$I_D(100^\circ\text{C})$	14	A
Pulsed Drain Current ^(Note 1)	I_{DM}	60	A
Maximum Power Dissipation	P_D	20	W
Single pulse avalanche energy ^(Note 5)	E_{AS}	72	mJ
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 To 150	$^\circ\text{C}$

Thermal Characteristic

Thermal Resistance, Junction-to-Case ^(Note 2)	$R_{\theta JC}$	6.3	$^\circ\text{C/W}$
--	-----------------	-----	--------------------

Electrical Characteristics (T_A=25°C unless otherwise noted)


Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V I _D =250μA	60	-	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =60V, V _{GS} =0V	-	-	1	μA
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V, V _{DS} =0V	-	-	±100	nA
On Characteristics (Note 3)						
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} , I _D =250μA	1.2	1.6	2.5	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =10V, I _D =10A	-	20	23	mΩ
		V _{GS} =4.5V, I _D =10A		25	30	
Forward Transconductance	g _{FS}	V _{DS} =5V, I _D =10A	11	-	-	S
Dynamic Characteristics (Note4)						
Input Capacitance	C _{iss}	V _{DS} =30V, V _{GS} =0V, F=1.0MHz	-	973.2	-	PF
Output Capacitance	C _{oss}		-	61.2	-	PF
Reverse Transfer Capacitance	C _{rss}		-	58.8	-	PF
Switching Characteristics (Note 4)						
Turn-on Delay Time	t _{d(on)}	V _{DD} =30V, R _L =3Ω V _{GS} =10V, R _G =3Ω	-	7	-	nS
Turn-on Rise Time	t _r		-	20	-	nS
Turn-Off Delay Time	t _{d(off)}		-	16	-	nS
Turn-Off Fall Time	t _f		-	23	-	nS
Total Gate Charge	Q _g	V _{DS} =30V, I _D =10A, V _{GS} =10V	-	25		nC
Gate-Source Charge	Q _{gs}		-	4.5		nC
Gate-Drain Charge	Q _{gd}		-	6.5		nC
Drain-Source Diode Characteristics						
Diode Forward Voltage (Note 3)	V _{SD}	V _{GS} =0V, I _S =10A	-		1.2	V
Diode Forward Current (Note 2)	I _S		-	-	20	A
Reverse Recovery Time	t _{rr}	T _J = 25°C, I _F =10A di/dt = 100A/μs ^(Note3)	-	29	-	nS
Reverse Recovery Charge	Q _{rr}		-	49	-	nC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

Notes:


1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, t ≤ 10 sec.
3. Pulse Test: Pulse Width ≤ 300μs, Duty Cycle ≤ 2%.
4. Guaranteed by design, not subject to production
5. EAS condition: T_J=25°C, V_{DD}=30V, V_G=10V, L=0.5mH, R_G=25Ω

Test Circuit


1) E_{AS} test Circuit



2) Gate charge test Circuit



3) Switch Time Test Circuit



Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 2 Transfer Characteristics




Figure 3 Rdson- Drain Current




Figure 4 Rdson-Junction Temperature




Figure 5 Gate Charge









Figure 6 Source- Drain Diode Forward


Figure 7 Capacitance vs Vds

Figure 9 BV_{DSS} vs Junction Temperature

Figure 8 Safe Operation Area

Figure 10 Current De-rating

Figure 12 Normalized Maximum Transient Thermal Impedance