

Description

The VSM35N03 uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.

Application


- DC/DC Converter
- Ideal for high-frequency switching

General Features

- $V_{DS} = 30V, I_D = 35A$
- $R_{DS(ON)} = 3.6m\Omega$ (typical) @ $V_{GS} = 10V$
- $R_{DS(ON)} = 6.3m\Omega$ (typical) @ $V_{GS} = 4.5V$
- High density cell design for ultra low R_{dson}
- Good stability and uniformity with high E_{AS}
- 150 °C operating temperature
- Pb-free lead plating



DFN3x3



Schematic

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM35N03	VSM35N03-D33	DFN3x3	Ø330mm	12mm	5000units

Absolute Maximum Ratings ($T_C = 25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	30	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous	I_D	35	A
Pulsed Drain Current	I_{DM}	140	A
Maximum Power Dissipation	P_D	35	W
Derating factor		0.278	W/°C
Single pulse avalanche energy ^(Note 1)	E_{AS}	219	mJ
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 To 150	°C

Thermal Characteristic

Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	3.6	°C/W
Thermal Resistance, Junction-to-Ambient ^(Note 2)	$R_{\theta JA}$	60	°C/W

Electrical Characteristics ($T_C=25^{\circ}\text{C}$ unless otherwise noted)


Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{GS}=0V, I_D=250\mu A$	30	-	-	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS}=30V, V_{GS}=0V$	-	-	1	μA
Gate-Body Leakage Current	I_{GSS}	$V_{GS}=\pm 20V, V_{DS}=0V$	-	-	± 100	nA
On Characteristics						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=250\mu A$	1	1.6	2.3	V
Drain-Source On-State Resistance	$R_{DS(ON)}$	$V_{GS}=10V, I_D=15A$	-	3.6	4.7	m Ω
		$V_{GS}=4.5V, I_D=10A$	-	6.3	8	
Forward Transconductance	g_{FS}	$V_{DS}=10V, I_D=15A$	30	-	-	S
Dynamic Characteristics						
Input Capacitance	C_{iss}	$V_{DS}=15V, V_{GS}=0V,$ $F=1.0MHz$	-	1784	-	pF
Output Capacitance	C_{oss}		-	266	-	pF
Reverse Transfer Capacitance	C_{rss}		-	212	-	pF
Switching Characteristics (Note 3)						
Turn-on Delay Time	$t_{d(on)}$	$V_{DD}=15V, I_D=15A$ $V_{GS}=10V, R_{GEN}=6\Omega$	-	7	-	nS
Turn-on Rise Time	t_r		-	6	-	nS
Turn-Off Delay Time	$t_{d(off)}$		-	30	-	nS
Turn-Off Fall Time	t_f		-	8	-	nS
Total Gate Charge	Q_g	$V_{DS}=15V, I_D=15A,$ $V_{GS}=10V$	-	38.4	-	nC
Gate-Source Charge	Q_{gs}		-	5.8	-	nC
Gate-Drain Charge	Q_{gd}		-	7.9	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage	V_{SD}	$V_{GS}=0V, I_S=10A$	-	-	1.2	V
Diode Forward Current	I_S		-	-	35	A
Reverse Recovery Time	t_{rr}	$T_J = 25^{\circ}C, I_F = 15A$ $di/dt = 100A/\mu s$	-	47	-	nS
Reverse Recovery Charge	Q_{rr}		-	25	-	nC
Forward Turn-On Time	t_{on}	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

Notes:


1. EAS condition : $T_J=25^{\circ}\text{C}, V_{DD}=25V, V_G=10V, L=0.5mH, R_g=25\Omega$.
2. The value of $R_{\theta JA}$ is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^{\circ}\text{C}$. The maximum allowed junction temperature of 150°C . The value in any given application depends on the user's specific board design, and the maximum temperature of 150°C may be used if the PCB allows it.
3. Guaranteed by design, not subject to production.
4. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(MAX)}=150^{\circ}\text{C}$. The SOA curve provides a single pulse rating.

Test Circuit


1) E_{AS} Test Circuits



2) Gate Charge Test Circuit



3) Switch Time Test Circuit



Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 2 Transfer Characteristics




Figure 3 Rdson vs Drain Current




Figure 4 Rdson vs Junction Temperature




Figure 5 Gate Charge









Figure 6 Source-Drain Diode Forward


Figure 7 Capacitance vs V_{ds}

Figure 9 Power De-rating

Figure 8 Safe Operation Area (Note 4)

Figure 10 Drain Current De-rating

Figure 11 Normalized Maximum Transient Thermal Impedance