

Description

The VSM3008BY uses advanced trench technology and design to provide excellent $R_{DS(on)}$ with low gate charge. It can be used in a wide variety of applications.

General Features


- $V_{DS} = 30\text{ V}, I_D = 8\text{ A}$
 $R_{DS(on)} < 13.5\text{ m}\Omega @ V_{GS}=10\text{V}$
- High density cell design for ultra low $R_{DS(on)}$
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high E_{AS}
- Excellent package for good heat dissipation
- 100% Rg tested
- 100% ΔV_{ds} tested
- 100% UIS tested

Application

- Power switching applications
- Hard switched and high frequency circuits
- Uninterruptible power supply



SOT-23-3



Schematic

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM3008BY	VSM3008BY-S2-3	SOT-23-3	Ø178mm	8mm	3000units

Absolute Maximum Ratings ($T_A=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	30	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous	I_D	8	A
Drain Current-Continuous($T_A=75^\circ\text{C}$)	$I_D(75^\circ\text{C})$	6.2	A
Pulsed Drain Current	I_{DM}	32	A
Maximum Power Dissipation	P_D	1.47	W
Single pulse avalanche energy ^(Note 1)	E_{AS}	44	mJ
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 To 150	$^\circ\text{C}$

Thermal Characteristic

Thermal Resistance, Junction-to-Case ^(Note 2)	$R_{\theta JC}$	63	$^\circ\text{C/W}$
Thermal Resistance, Junction-to-Ambient ^(Note 3)	$R_{\theta JA}$	85	$^\circ\text{C/W}$

Electrical Characteristics (T_A=25°C unless otherwise noted)


Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V I _D =250μA	30	-	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =30V, V _{GS} =0V	-	-	1	uA
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V, V _{DS} =0V	-	-	±100	nA
On Characteristics						
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} , I _D =250μA	1.2	1.9	2.5	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =10V, I _D =6A	-	11.7	13.5	mΩ
Forward Transconductance	g _{FS}	V _{DS} =10V, I _D =8A	-	18	-	S
Dynamic Characteristics						
Input Capacitance	C _{iss}	V _{DS} =15V, V _{GS} =0V, F=1.0MHz	-	520.1	-	pF
Output Capacitance	C _{oss}		-	97.3	-	pF
Reverse Transfer Capacitance	C _{rss}		-	81.7	-	pF
Switching Characteristics ^(Note 4)						
Turn-on Delay Time	t _{d(on)}	V _{DD} =15V, R _L =0.5Ω, V _{GS} =10V, R _{GEN} =3Ω	-	5	-	nS
Turn-on Rise Time	t _r		-	8	-	nS
Turn-off Delay Time	t _{d(off)}		-	20	-	nS
Turn-off Fall Time	t _f		-	7	-	nS
Total Gate Charge	Q _g	V _{DS} =15V, I _D =5A, V _{GS} =10V	-	27.9	-	nC
Gate-Source Charge	Q _{gs}		-	8.4	-	nC
Gate-Drain Charge	Q _{gd}		-	4.2	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage	V _{SD}	V _{GS} =0V, I _S =4A	-	-	1.2	V
Diode Forward Current	I _S		-	-	8	A

Notes:


1. EAS condition : T_J=25°C, V_{DD}=25V, V_G=10V, L=0.5mH, R_g=25Ω.
2. The R_{θJC} is the thermal impedance from junction to lead.
3. The value of R_{θJA} is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with T_A=25°C. The maximum allowed junction temperature of 150°C. The value in any given application depends on the user's specific board design, and the maximum temperature of 150°C may be used if the PCB allows it.
4. Guaranteed by design, not subject to production.
5. These curves are based on the junction-to-ambient thermal impedance, assuming a maximum junction temperature of T_{J(MAX)}=150°C. The SOA curve provides a single pulse rating.

Test Circuit


1) E_{AS} Test Circuit









2) Gate Charge Test Circuit








3) Switch Time Test Circuit



Typical Electrical and Thermal Characteristics (Curves)


Figure 1 Output Characteristics

Figure 2 Transfer Characteristics

Figure 3 Rdson vs Drain Current

Figure 4 Rdson vs Junction Temperature

Figure 5 Gate Charge

Figure 6 Source-Drain Diode Forward


Figure 7 Capacitance vs Vds

Figure 9 Power De-rating

Figure 8 Safe Operation Area (Note 5)

Figure10 Drain Current De-rating

Figure 11 Normalized Maximum Transient Thermal Impedance