

Description


The VSM130N10 uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.

General Features

- $V_{DS}=100V, I_D=130A$
 $R_{DS(ON)} < 6.8m\Omega @ V_{GS}=10V$ (Typ:5.3m Ω)
- High density cell design for ultra low R_{dson}
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high E_{AS}
- Excellent package for good heat dissipation
- Special process technology for high ESD capability

Application

- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible power supply



Schematic

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM130N10	VSM130N10-TC	TO-220	-	-	-

Absolute Maximum Ratings ($T_C=25^{\circ}C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	100	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous	I_D	130	A
Drain Current-Continuous($T_C=100^{\circ}C$)	$I_D(100^{\circ}C)$	92	A
Pulsed Drain Current	I_{DM}	500	A
Maximum Power Dissipation	P_D	285	W
Derating factor		1.9	W/ $^{\circ}C$
Single pulse avalanche energy ^(Note 5)	E_{AS}	1100	mJ

Parameter	Symbol	Limit	Unit
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 To 175	°C

Thermal Characteristic

Thermal Resistance, Junction-to-Case ^(Note 2)	$R_{\theta JC}$	0.53	°C/W
--	-----------------	------	------

Electrical Characteristics ($T_C=25^{\circ}\text{C}$ unless otherwise noted)


Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{GS}=0V, I_D=250\mu A$	100	110	-	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS}=100V, V_{GS}=0V$	-	-	1	μA
Gate-Body Leakage Current	I_{GSS}	$V_{GS}=\pm 20V, V_{DS}=0V$	-	-	± 100	nA
On Characteristics (Note 3)						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=250\mu A$	2	3.0	4	V
Drain-Source On-State Resistance	$R_{DS(ON)}$	$V_{GS}=10V, I_D=20A$	-	5.3	6.8	m Ω
Forward Transconductance	g_{FS}	$V_{DS}=5V, I_D=20A$	40	-	-	S
Dynamic Characteristics (Note4)						
Input Capacitance	C_{iss}	$V_{DS}=50V, V_{GS}=0V,$ $F=1.0MHz$	-	7100	-	PF
Output Capacitance	C_{oss}		-	413	-	PF
Reverse Transfer Capacitance	C_{rss}		-	333	-	PF
Switching Characteristics (Note 4)						
Turn-on Delay Time	$t_{d(on)}$	$V_{DD}=50V, R_L=2.5\Omega$ $V_{GS}=10V, R_{GEN}=3\Omega$	-	31	-	nS
Turn-on Rise Time	t_r		-	24	-	nS
Turn-Off Delay Time	$t_{d(off)}$		-	45	-	nS
Turn-Off Fall Time	t_f		-	27	-	nS
Total Gate Charge	Q_g	$V_{DS}=50V, I_D=65A,$ $V_{GS}=10V$	-	170	-	nC
Gate-Source Charge	Q_{gs}		-	38	-	nC
Gate-Drain Charge	Q_{gd}		-	65	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage (Note 3)	V_{SD}	$V_{GS}=0V, I_S=40A$	-	0.85	1.2	V
Diode Forward Current (Note 2)	I_S		-	-	130	A
Reverse Recovery Time	t_{rr}	$T_J = 25^{\circ}C, I_F = 20A$ $di/dt = 100A/\mu s$ (Note3)	-	65	-	nS
Reverse Recovery Charge	Q_{rr}		-	110	-	nC
Forward Turn-On Time	t_{on}	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

Notes:


1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, $t \leq 10$ sec.
3. Pulse Test: Pulse Width $\leq 300\mu s$, Duty Cycle $\leq 2\%$.
4. Guaranteed by design, not subject to production
5. EAS condition: $T_J=25^{\circ}\text{C}, V_{DD}=50V, V_G=10V, L=1mH, R_g=25\Omega$

Test Circuit


1) E_{AS} test Circuit









2) Gate charge test Circuit








3) Switch Time Test Circuit



Typical Electrical and Thermal Characteristics (Curves)


Figure 1 Output Characteristics

Figure 2 Transfer Characteristics

Figure 3 Rdson- Drain Current

Figure 4 Rdson-Junction Temperature

Figure 5 Gate Charge

Figure 6 Source- Drain Diode Forward


Figure 7 Capacitance vs Vds

Figure 9 Power De-rating

Figure 8 Safe Operation Area

Figure 10 I_D Current- Junction Temperature

Figure 11 Normalized Maximum Transient Thermal Impedance