

Description


The VSM17N10 uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.

General Features

- $V_{DS}=100V, I_D=17A$
 $R_{DS(ON)} < 70m\Omega @ V_{GS}=10V$ (Typ:56m Ω)
 $R_{DS(ON)} < 85m\Omega @ V_{GS}=4.5V$ (Typ:65m Ω)
- High density cell design for ultra low R_{dson}
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high E_{AS}
- Excellent package for good heat dissipation
- Special process technology for high ESD capability

Application

- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible power supply



Schematic

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM17N10	VSM17N10-TC	TO-220	-	-	-

Absolute Maximum Ratings ($T_C=25^{\circ}C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	100	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous	I_D	17	A
Drain Current-Continuous($T_C=100^{\circ}C$)	$I_D(100^{\circ}C)$	12	A
Pulsed Drain Current	I_{DM}	60	A
Maximum Power Dissipation	P_D	55	W
Single pulse avalanche energy (Note 5)	E_{AS}	250	mJ
Drain Source voltage slope, $V_{DS} \leq 80V$,	dv/dt	50	V/ns
Drain Source voltage slope, $V_{DS} \leq 80V, I_{SD} < I_D$	dv/dt	50	V/ns
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 To 150	$^{\circ}C$

Thermal Characteristic

Thermal Resistance, Junction-to-Case ^(Note 2)	$R_{\theta JC}$	2.27	$^{\circ}\text{C/W}$
--	-----------------	------	----------------------

Electrical Characteristics ($T_C=25^{\circ}\text{C}$ unless otherwise noted)


Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V I _D =250μA	100	110	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =100V, V _{GS} =0V	-	-	1	μA
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V, V _{DS} =0V	-	-	±100	nA
On Characteristics (Note 3)						
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} , I _D =250μA	1.2	1.8	2.5	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =10V, I _D =5A	-	56	70	mΩ
		V _{GS} =4.5V, I _D =3A		65	85	
Gate resistance	R _G		-	0.6	-	Ω
Forward Transconductance	g _{FS}	V _{DS} =5V, I _D =5A	12	-	-	S
Dynamic Characteristics (Note4)						
Input Capacitance	C _{iss}	V _{DS} =25V, V _{GS} =0V, F=1.0MHz	-	1350	-	PF
Output Capacitance	C _{oss}		-	240	-	PF
Reverse Transfer Capacitance	C _{rss}		-	180	-	PF
Switching Characteristics (Note 4)						
Turn-on Delay Time	t _{d(on)}	V _{DD} =30V, R _L =15Ω V _{GS} =10V, R _G =2.5Ω	-	13.8	-	nS
Turn-on Rise Time	t _r		-	9.3	-	nS
Turn-Off Delay Time	t _{d(off)}		-	43.8	-	nS
Turn-Off Fall Time	t _f		-	11.4	-	nS
Total Gate Charge	Q _g	V _{DS} =50V, I _D =5A, V _{GS} =10V	-	30		nC
Gate-Source Charge	Q _{gs}		-	6.4	-	nC
Gate-Drain Charge	Q _{gd}		-	8.6	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage (Note 3)	V _{SD}	V _{GS} =0V, I _S =17A	-	-	1.2	V
Diode Forward Current (Note 2)	I _S		-	-	17	A
Reverse Recovery Time	t _{rr}	T _J = 25°C, I _F = 10A di/dt = 100A/μs(Note3)	-	54		nS
Reverse Recovery Charge	Q _{rr}		-	150		nC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

Notes:


1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, $t \leq 10$ sec.
3. Pulse Test: Pulse Width $\leq 300\mu s$, Duty Cycle $\leq 2\%$.
4. Guaranteed by design, not subject to production
5. EAS condition : $T_J=25^{\circ}\text{C}, V_{DD}=50V, V_G=10V, L=0.5mH, R_g=25\Omega$

Test Circuit


1) E_{AS} test Circuit



2) Gate charge test Circuit



3) Switch Time Test Circuit



Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 2 Transfer Characteristics




Figure 3 Rdson- Drain Current




Figure 4 Rdson-Junction Temperature




Figure 5 Gate Charge









Figure 6 Source- Drain Diode Forward


Figure 7 Capacitance vs Vds

Figure 9 BV_{DSS} vs Junction Temperature

Figure 8 Safe Operation Area

Figure 10 $V_{GS(th)}$ vs Junction Temperature

Figure 11 Normalized Maximum Transient Thermal Impedance