

Description


The VSM180N07 uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.

General Features


- $V_{DS} = 70V, I_D = 180A$
 $R_{DS(ON)} < 7.5 m\Omega @ V_{GS} = 10V$ (Typ: 6 mΩ)
- Special cell structure design for wide SOA
- Robust construction meets high overcurrent capability
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high E_{AS}
- Excellent package for good heat dissipation

Application

- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible power supply



TO-247



Schematic

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM180N07	VSM180N07-T7	TO-247	-	-	-

Absolute Maximum Ratings ($T_c = 25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	70	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous	I_D	180	A
Drain Current-Continuous($T_c = 100^\circ C$)	$I_D(100^\circ C)$	148	A
Pulsed Drain Current	I_{DM}	720	A
Maximum Power Dissipation	P_D	474	W
Single pulse avalanche energy (Note 1)	E_{AS}	1936	mJ
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 To 175	$^\circ C$

Thermal Characteristic

Thermal Resistance,Junction-to-Case	$R_{\theta JC}$	0.317	$^{\circ}\text{C/W}$
Thermal Resistance,Junction-to-Ambient (Note 4)	$R_{\theta JA}$	40	$^{\circ}\text{C/W}$

Electrical Characteristics ($T_c=25^{\circ}\text{C}$ unless otherwise noted)


Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V I _D =250μA	70	-	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =70V, V _{GS} =0V	-	-	1	μA
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V, V _{DS} =0V	-	-	±100	nA
On Characteristics						
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} , I _D =250μA	2	3	4	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =10V, I _D =20A	-	6	7.5	mΩ
Forward Transconductance	g _{FS}	V _{DS} =10V, I _D =20A	-	30	-	S
Dynamic Characteristics						
Input Capacitance	C _{iss}	V _{DS} =35V, V _{GS} =0V, F=1.0MHz	-	8763	-	PF
Output Capacitance	C _{OSS}		-	879	-	PF
Reverse Transfer Capacitance	C _{rSS}		-	312	-	PF
Switching Characteristics (Note 2)						
Turn-on Delay Time	t _{d(on)}	V _{DD} =35V, R _L =1Ω V _{GS} =10V, R _{GEN} =3Ω	-	66	-	nS
Turn-on Rise Time	t _r		-	38	-	nS
Turn-Off Delay Time	t _{d(off)}		-	81	-	nS
Turn-Off Fall Time	t _f		-	16	-	nS
Total Gate Charge	Q _g	V _{DS} =35V, I _D =20A, V _{GS} =10V	-	128	-	nC
Gate-Source Charge	Q _{gs}		-	53	-	nC
Gate-Drain Charge	Q _{gd}		-	27	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage	V _{SD}	V _{GS} =0V, I _S =20A	-	-	1.2	V
Diode Forward Current	I _S	-	-	-	180	A
Reverse Recovery Time	t _{rr}	TJ = 25°C, IF =40A	-	72	-	nS
Reverse Recovery Charge	Q _{rr}	di/dt = 100A/μs	-	210	-	nC

Notes:


1. EAS condition : $T_J=25^{\circ}\text{C}, V_{DD}=30V, V_G=10V, L=0.5mH, R_g=25\Omega$
2. Guaranteed by design, not subject to production
3. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(MAX)}=175^{\circ}\text{C}$. The SOA curve provides a single pulse rating.
4. The value of $R_{\theta JA}$ is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^{\circ}\text{C}$. The maximum allowed junction temperature of 150 $^{\circ}\text{C}$. The value in any given application depends on the user's specific board design.

Test circuit


1) E_{AS} test Circuit



2) Gate charge test Circuit



3) Switch Time Test Circuit



Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 4 Rdson-Junction Temperature




Figure 2 Transfer Characteristics




Figure 5 Gate Charge




Figure 3 Rdson- Drain Current




Figure 6 Source- Drain Diode Forward




Figure 7 Capacitance vs Vds




Figure 9 Current De-rating




Figure 8 Safe Operation Area (Note3)




Figure 10 Power De-rating




Figure 11 Normalized Maximum Transient Thermal Impedance