

Description


The VSM250N07 uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.

General Features


- $V_{DS} = 75V, I_D = 250A$
 $R_{DS(ON)} < 3m\Omega @ V_{GS}=10V$ (Typ:2.5m Ω)
- Special process technology for high ESD capability
- High density cell design for ultra low $R_{DS(ON)}$
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high E_{AS}
- Excellent package for good heat dissipation

Application

- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible power supply



TO-247



Schematic

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM250N07	VSM250N07-T7	TO-247	-	-	-

Absolute Maximum Ratings ($T_c=25^{\circ}C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	75	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous	I_D	250	A
Drain Current-Continuous($T_c=100^{\circ}C$)	$I_D(100^{\circ}C)$	177	A
Pulsed Drain Current	I_{DM}	1000	A
Maximum Power Dissipation	P_D	350	W
Derating factor		2.33	W/ $^{\circ}C$
Single pulse avalanche energy (Note 5)	E_{AS}	2880	mJ
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 To 175	$^{\circ}C$

Thermal Characteristic

Thermal Resistance, Junction-to-Case (Note 2)	$R_{\theta JC}$	0.43	$^{\circ}C/W$
---	-----------------	------	---------------

Electrical Characteristics (T_c=25°C unless otherwise noted)


Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V I _D =250μA	75	-	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =85V, V _{GS} =0V	-	-	1	μA
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V, V _{DS} =0V	-	-	±100	nA
On Characteristics (Note 3)						
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} , I _D =250μA	1	1.5	2	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =10V, I _D =20A	-	2.5	3	mΩ
		V _{GS} =4.5V, I _D =20A	-	3.5	4.2	mΩ
Forward Transconductance	g _{FS}	V _{DS} =20V, I _D =20A	-	70	-	S
Dynamic Characteristics (Note4)						
Input Capacitance	C _{iss}	V _{DS} =35V, V _{GS} =0V, F=1.0MHz	-	14722	-	PF
Output Capacitance	C _{oss}		-	932	-	PF
Reverse Transfer Capacitance	C _{rss}		-	812	-	PF
Switching Characteristics (Note 4)						
Turn-on Delay Time	t _{d(on)}	V _{DD} =30V, R _L =1Ω V _{GS} =10V, R _{GEN} =2.5Ω	-	65	-	nS
Turn-on Rise Time	t _r		-	69	-	nS
Turn-Off Delay Time	t _{d(off)}		-	96	-	nS
Turn-Off Fall Time	t _f		-	36	-	nS
Total Gate Charge	Q _g	V _{DS} =35V, I _D =20A, V _{GS} =10V	-	311	-	nC
Gate-Source Charge	Q _{gs}		-	161	-	nC
Gate-Drain Charge	Q _{gd}		-	186	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage (Note 3)	V _{SD}	V _{GS} =0V, I _S =20A	-	-	1.2	V
Diode Forward Current (Note 2)	I _S	-	-	-	250	A
Reverse Recovery Time	t _{rr}	T _J = 25°C, I _F = 20A	-	104	-	nS
Reverse Recovery Charge	Q _{rr}	di/dt = 100A/μs ^(Note3)	-	220	-	nC

Notes:


1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, t ≤ 10 sec.
3. Pulse Test: Pulse Width ≤ 300μs, Duty Cycle ≤ 2%.
4. Guaranteed by design, not subject to production
5. EAS condition: T_J=25°C, V_{DD}=50V, V_G=10V, L=0.5mH, R_g=25Ω

Test circuit


1) E_{AS} test Circuit



2) Gate charge test Circuit



3) Switch Time Test Circuit



Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 4 $R_{DS(on)}$ -Junction Temperature




Figure 2 Transfer Characteristics




Figure 5 Gate Charge




Figure 3 $R_{DS(on)}$ - Drain Current









Figure 6 Source- Drain Diode Forward


Figure 7 Capacitance vs Vds

Figure 9 Current De-rating

Figure 8 Safe Operation Area

Figure 10 Power De-rating

Figure 11 Normalized Maximum Transient Thermal Impedance