

Description


The VSM70N20 uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.

General Features


- $V_{DS} = 200V, I_D = 70A$
 $R_{DS(ON)} < 19m\Omega @ V_{GS} = 10V$
- High density cell design for ultra low R_{dson}
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high E_{AS}
- Excellent package for good heat dissipation
- Special process technology for high ESD capability

Application

- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible power supply



TO-247



Schematic

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM70N20	VSM70N20-T7	TO-247	-	-	-

Absolute Maximum Ratings ($T_c = 25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	200	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous	I_D	70	A
Drain Current-Continuous($T_c = 100^\circ C$)	$I_D (100^\circ C)$	49.5	A
Pulsed Drain Current	I_{DM}	280	A
Maximum Power Dissipation	P_D	320	W
Derating factor		2.13	W/ $^\circ C$
Single pulse avalanche energy (Note 5)	E_{AS}	200	mJ
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 To 175	$^\circ C$

Thermal Characteristic

Thermal Resistance, Junction-to-Case (Note 2)	$R_{\theta JC}$	0.47	$^\circ C/W$
---	-----------------	------	--------------

Electrical Characteristics (T_c=25°C unless otherwise noted)


Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{GS}=0V, I_D=250\mu A$	200	-	-	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS}=200V, V_{GS}=0V$	-	-	1	μA
Gate-Body Leakage Current	I_{GSS}	$V_{GS}=\pm 20V, V_{DS}=0V$	-	-	± 100	nA
On Characteristics (Note 3)						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=250\mu A$	2	3	4	V
Drain-Source On-State Resistance	$R_{DS(ON)}$	$V_{GS}=10V, I_D=20A$	-	15.5	19	m Ω
Forward Transconductance	g_{FS}	$V_{DS}=5V, I_D=20A$	40	-	-	S
Dynamic Characteristics (Note4)						
Input Capacitance	C_{iss}	$V_{DS}=100V, V_{GS}=0V,$ $F=1.0MHz$	-	12400	-	PF
Output Capacitance	C_{oss}		-	262	-	PF
Reverse Transfer Capacitance	C_{rss}		-	209	-	PF
Switching Characteristics (Note 4)						
Turn-on Delay Time	$t_{d(on)}$	$V_{DD}=100V, R_L=5\Omega$ $V_{GS}=10V, R_G=2.5\Omega$	-	41	-	nS
Turn-on Rise Time	t_r		-	105	-	nS
Turn-Off Delay Time	$t_{d(off)}$		-	64	-	nS
Turn-Off Fall Time	t_f		-	74	-	nS
Total Gate Charge	Q_g	$V_{DS}=100V, I_D=20A,$ $V_{GS}=10V$	-	290		nC
Gate-Source Charge	Q_{gs}		-	50		nC
Gate-Drain Charge	Q_{gd}		-	97		nC
Drain-Source Diode Characteristics						
Diode Forward Voltage (Note 3)	V_{SD}	$V_{GS}=0V, I_S=20A$	-		1.2	V
Diode Forward Current (Note 2)	I_S		-	-	70	A
Reverse Recovery Time	t_{rr}	$T_J = 25^{\circ}C, IF = 20A$ $di/dt = 100A/\mu s$ (Note3)	-	90		nS
Reverse Recovery Charge	Q_{rr}		-	260		nC
Forward Turn-On Time	t_{on}	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

Notes:


1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, t ≤ 10 sec.
3. Pulse Test: Pulse Width ≤ 300μs, Duty Cycle ≤ 2%.
4. Guaranteed by design, not subject to production
5. E_{AS} condition: T_J=25°C, V_{DD}=50V, V_G=10V, L=0.5mH, R_G=25Ω

Test Circuit


1) E_{AS} test Circuits



2) Gate charge test Circuit



3) Switch Time Test Circuit



Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 2 Transfer Characteristics




Figure 3 Rdson- Drain Current




Figure 4 Rdson-Junction Temperature




Figure 5 Gate Charge









Figure 6 Source- Drain Diode Forward


Figure 7 Capacitance vs Vds

Figure 9 Power De-rating

Figure 8 Safe Operation Area

Figure 10 Current De-rating

Figure 11 Normalized Maximum Transient Thermal Impedance