

Description

The VSM27N03 uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications. It is ESD protected.

General Features


- $V_{DS} = 30V, I_D = 27A$
 $R_{DS(ON)} = 10.2m\Omega @ V_{GS} = 20V(Typ)$
 $R_{DS(ON)} = 12.0m\Omega @ V_{GS} = 12V(Typ)$
 $R_{DS(ON)} = 13.9m\Omega @ V_{GS} = 10V(Typ)$
ESD Rating: 2000V HBM
- High density cell design for ultra low $R_{DS(ON)}$
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high E_{AS}
- Excellent package for good heat dissipation
- Special process technology for high ESD capability

Application

- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible power supply



TO-252



Schematic

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM27N03	VSM27N03-T2	TO-252	-	-	-

Absolute Maximum Ratings ($T_c = 25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	30	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous	I_D	27	A
Drain Current-Continuous($T_c = 100^\circ C$)	$I_D(100^\circ C)$	19.3	A
Pulsed Drain Current	I_{DM}	108	A
Maximum Power Dissipation	P_D	32	W
Single pulse avalanche energy (Note 5)	E_{AS}	50	mJ
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 To 175	$^\circ C$

Thermal Characteristic

Thermal Resistance,Junction-to-Case	$R_{\theta JC}$	4.69	$^{\circ}C/W$
Thermal Resistance,Junction-to-Ambient ^(Note 2)	$R_{\theta JA}$	50	$^{\circ}C/W$

Electrical Characteristics ($T_C=25^{\circ}C$ unless otherwise noted)


Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V I _D =250μA	30	-	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =30V,V _{GS} =0V	-	-	1	μA
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V,V _{DS} =0V	-	-	±10	uA
On Characteristics (Note 3)						
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} ,I _D =250μA	3.2	4.0	4.8	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =20V, I _D =10A	-	10.2	13	mΩ
		V _{GS} =12V, I _D =10A	-	12.0	16	
		V _{GS} =10V, I _D =5A	-	13.9	22	
Forward Transconductance	g _{FS}	V _{DS} =5V, I _D =10A	-	15	-	S
Dynamic Characteristics (Note4)						
Input Capacitance	C _{iss}	V _{DS} =15V,V _{GS} =0V, F=1.0MHz	-	593	-	PF
Output Capacitance	C _{oss}		-	91	-	PF
Reverse Transfer Capacitance	C _{rss}		-	76	-	PF
Switching Characteristics (Note 4)						
Turn-on Delay Time	t _{d(on)}	V _{DD} =15V,I _D =10A V _{GS} =10V,R _G =3Ω	-	15.3	-	nS
Turn-on Rise Time	t _r		-	16	-	nS
Turn-Off Delay Time	t _{d(off)}		-	20	-	nS
Turn-Off Fall Time	t _f		-	8.3	-	nS
Total Gate Charge	Q _g	V _{DS} =15V,I _D =10A, V _{GS} =10V	-	28.5	-	nC
Gate-Source Charge	Q _{gs}		-	12.6	-	nC
Gate-Drain Charge	Q _{gd}		-	5.8	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage (Note 3)	V _{SD}	V _{GS} =0V,I _S =10A	-	-	1.2	V
Diode Forward Current (Note 2)	I _S		-	-	27	A
Reverse Recovery Time	t _{rr}	T _J = 25°C, I _F = 10A di/dt = 100A/μs(Note3)	-	20	-	nS
Reverse Recovery Charge	Q _{rr}		-	10	-	nC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

Notes:


1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, $t \leq 10$ sec.
3. Pulse Test: Pulse Width $\leq 300\mu s$, Duty Cycle $\leq 2\%$.
4. Guaranteed by design, not subject to production
5. E_{AS} condition : $T_J=25^{\circ}C, V_{DD}=30V, V_G=10V, L=0.5mH, R_g=25\Omega$.

Test circuit


1) E_{AS} Test Circuit









2) Gate Charge Test Circuit








3) Switch Time Test Circuit



Typical Electrical and Thermal Characteristics (Curves)


Figure 1 Output Characteristics

Figure 4 Rdson-Junction Temperature

Figure 2 Transfer Characteristics

Figure 5 Gate Charge

Figure 3 Rdson- Drain Current

Figure 6 Source- Drain Diode Forward


Figure 7 Capacitance vs Vds

Figure 9 Power De-rating

Figure 8 Safe Operation Area

Figure 10 $V_{GS(th)}$ vs Junction Temperature

Figure 11 Normalized Maximum Transient Thermal Impedance