

Description

The VST10N150 uses **Super Trench II** technology that is uniquely optimized to provide the most efficient high frequency switching performance. Both conduction and switching power losses are minimized due to an extremely low combination of $R_{DS(ON)}$ and Q_g . This device is ideal for high-frequency switching and synchronous rectification.

Application


- DC/DC Converter
- Ideal for high-frequency switching and synchronous rectification

General Features

- $V_{DS} = 100V, I_D = 40A$
 $R_{DS(ON)} = 15.5m\Omega$ (typical) @ $V_{GS} = 10V$
 $R_{DS(ON)} = 19.5m\Omega$ (typical) @ $V_{GS} = 4.5V$
- Excellent gate charge x $R_{DS(on)}$ product(FOM)
- Very low on-resistance $R_{DS(on)}$
- 150 °C operating temperature
- Pb-free lead plating



DFN5x6



Schematic

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VST10N150	VST10N150-D56	DFN5x6	-	-	-

Absolute Maximum Ratings ($T_c = 25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	100	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous	I_D	40	A
Drain Current-Continuous($T_c = 100^\circ C$)	$I_D(100^\circ C)$	29	A
Pulsed Drain Current (Note 1)	I_{DM}	160	A
Maximum Power Dissipation	P_D	60	W
Derating factor		0.48	W/ $^\circ C$
Single pulse avalanche energy (Note 5)	E_{AS}	115	mJ
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 To 150	$^\circ C$

Thermal Characteristic

Thermal Resistance, Junction-to-Case (Note 2)	$R_{\theta JC}$	2.08	$^\circ C/W$
Thermal Resistance, Junction-to-Ambient (Note 2)	$R_{\theta JA}$	55	$^\circ C/W$

Electrical Characteristics (T_c=25°C unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V I _D =250μA	100		-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =100V,V _{GS} =0V	-	-	1	μA
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V,V _{DS} =0V	-	-	±100	nA
On Characteristics (Note 3)						
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} ,I _D =250μA	1.2	1.7	2.2	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =10V, I _D =20A	-	15.5	18	mΩ
		V _{GS} =4.5V, I _D =20A	-	19.5	23	mΩ
Forward Transconductance	g _{FS}	V _{DS} =5V,I _D =20A	20	-	-	S
Dynamic Characteristics (Note4)						
Input Capacitance	C _{iss}	V _{DS} =50V,V _{GS} =0V, F=1.0MHz	-	1719.5	-	PF
Output Capacitance	C _{oss}		-	147.4	-	PF
Reverse Transfer Capacitance	C _{rss}		-	16	-	PF
Switching Characteristics (Note 4)						
Turn-on Delay Time	t _{d(on)}	V _{DD} =50V,I _D =20A V _{GS} =10V,R _G =3Ω	-	14	-	nS
Turn-on Rise Time	t _r		-	16	-	nS
Turn-Off Delay Time	t _{d(off)}		-	28	-	nS
Turn-Off Fall Time	t _f		-	8	-	nS
Total Gate Charge	Q _g	V _{DS} =50V,I _D =20A, V _{GS} =10V	-	37.6	-	nC
Gate-Source Charge	Q _{gs}		-	6.5		nC
Gate-Drain Charge	Q _{gd}		-	9.5		nC
Drain-Source Diode Characteristics						
Diode Forward Voltage (Note 3)	V _{SD}	V _{GS} =0V,I _S =20A	-		1.2	V
Diode Forward Current (Note 2)	I _S		-	-	40	A
Reverse Recovery Time	t _{rr}	T _J = 25°C, I _F = 20A di/dt = 100A/μs(Note3)	-	43	-	nS
Reverse Recovery Charge	Q _{rr}		-	90	-	nC

Notes:

1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. The value of R_{θJA} is measured with the device mounted on 1in2 FR-4 board with 2oz. Copper, in a still air environment with T_A =25° C. The Power dissipation P_{DSM} is based on R_{θJA} and the maximum allowed junction temperature of 150° C. The value in any given application depends on the user's specific board design. The R_{θJA} is the sum of the thermal impedance from junction to case R_{θJC} and case to ambient.
3. Pulse Test: Pulse Width ≤ 300μs, Duty Cycle ≤ 2%.
4. Guaranteed by design, not subject to production
5. EAS condition : T_J=25°C, V_{DD}=50V, V_G=10V, L=0.5mH, R_G=25Ω

Typical Electrical and Thermal Characteristics




Figure 1 Output Characteristics




Figure 2 Transfer Characteristics




Figure 3 $R_{DS(on)}$ - Drain Current




Figure 4 $R_{DS(on)}$ -Junction Temperature




Figure 5 Gate Charge







Figure 6 Source- Drain Diode Forward




Vds Drain-Source Voltage (V)
Figure 7 Capacitance vs Vds




TA-Junction Temperature(°C)
Figure 9 Power De-rating



Vds Drain-Source Voltage (V)
Figure 8 Safe Operation Area



TA-Junction Temperature (°C)
Figure 10 Current De-rating



Square Wave Pluse Duration(sec)
Figure 11 Normalized Maximum Transient Thermal Impedance