

Description

The series of devices uses **Super Trench II** technology that is uniquely optimized to provide the most efficient high frequency switching performance. Both conduction and switching power losses are minimized due to an extremely low combination of $R_{DS(ON)}$ and Q_g . This device is ideal for high-frequency switching and synchronous rectification.

Application


- DC/DC Converter
- Ideal for high-frequency switching and synchronous rectification

General Features

- $V_{DS} = 200V, I_D = 125A$
 $R_{DS(ON)} = 7.7m\Omega$, typical (TO-220) @ $V_{GS} = 10V$
 $R_{DS(ON)} = 7.5m\Omega$, typical (TO-263) @ $V_{GS} = 10V$
- Excellent gate charge x $R_{DS(on)}$ product(FOM)
- Very low on-resistance $R_{DS(on)}$
- 175 °C operating temperature
- Pb-free lead plating



TO-220



Schematic

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VST20N070	VST20N070-TC	TO-220	-	-	-

Absolute Maximum Ratings ($T_c = 25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	200	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous	I_D	125	A
Drain Current-Continuous($T_c = 100^\circ\text{C}$)	$I_D(100^\circ\text{C})$	88	A
Pulsed Drain Current	I_{DM}	500	A
Maximum Power Dissipation	P_D	340	W
Derating factor		2.27	W/ $^\circ\text{C}$
Single pulse avalanche energy ^(Note 1)	E_{AS}	1692	mJ
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 To 175	$^\circ\text{C}$

Thermal Characteristic

Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	0.44	$^\circ\text{C/W}$
--------------------------------------	-----------------	------	--------------------

Electrical Characteristics (T_c=25°C unless otherwise noted)


Parameter	Symbol	Condition	Min	Typ	Max	Unit	
Off Characteristics							
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V I _D =250μA	200	-	-	V	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =200V, V _{GS} =0V	-	-	1	μA	
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V, V _{DS} =0V	-	-	±100	nA	
On Characteristics							
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} , I _D =250μA	2.0	3.0	4.0	V	
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =10V, I _D =20A	TO-220	-	7.7	9.0	mΩ
			TO-263	-	7.5	9.0	
Forward Transconductance	g _{FS}	V _{DS} =10V, I _D =20A	70	-	-	S	
Dynamic Characteristics							
Input Capacitance	C _{iss}	V _{DS} =100V, V _{GS} =0V, F=1.0MHz	-	6000	-	PF	
Output Capacitance	C _{oss}		-	535	-	PF	
Reverse Transfer Capacitance	C _{rss}		-	17.5	-	PF	
Switching Characteristics (Note 2)							
Turn-on Delay Time	t _{d(on)}	V _{DD} =100V, I _D =20A V _{GS} =10V, R _G =4.7Ω	-	54	-	nS	
Turn-on Rise Time	t _r		-	38	-	nS	
Turn-Off Delay Time	t _{d(off)}		-	65	-	nS	
Turn-Off Fall Time	t _f		-	15	-	nS	
Total Gate Charge	Q _g	V _{DS} =100V, I _D =20A, V _{GS} =10V	-	95		nC	
Gate-Source Charge	Q _{gs}		-	30.5		nC	
Gate-Drain Charge	Q _{gd}		-	24.5		nC	
Drain-Source Diode Characteristics							
Diode Forward Voltage	V _{SD}	V _{GS} =0V, I _S =20A	-		1.2	V	
Diode Forward Current	I _S		-	-	125	A	
Reverse Recovery Time	t _{rr}	T _J = 25°C, I _F = 50A	-	98		nS	
Reverse Recovery Charge	Q _{rr}	di/dt = 100A/μs	-	260		nC	

Notes:


1. EAS condition : T_j=25°C, V_{DD}=50V, V_G=10V, L=0.5mH, R_G=25Ω
2. Guaranteed by design, not subject to production
3. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heat sink, assuming a maximum junction temperature of T_J(MAX)=175° C. The SOA curve provides a single pulse rating.

Test Circuit


1) E_{AS} test Circuit



2) Gate charge test Circuit



3) Switch Time Test Circuit



Typical Electrical and Thermal Characteristics




Figure 1 Output Characteristics




Figure 2 Transfer Characteristics




Figure 3 Rdson- Drain Current




Figure 4 Rdson-Junction Temperature




Figure 5 Gate Charge









Figure 6 Source- Drain Diode Forward


Figure 7 Capacitance vs Vds

Figure 9 Power De-rating

Figure 8 Safe Operation Area (Note3)

Figure 10 Current De-ratin

Figure 11 Normalized Maximum Transient Thermal Impedance