

Descr

The VST06N020 uses **Super Trench II** technology that is uniquely optimized to provide the most efficient high frequency switching performance. Both conduction and switching power losses are minimized due to an extremely low combination of $R_{DS(ON)}$ and Q_g . This device is ideal for high-frequency switching and synchronous rectification.

Application


- DC/DC Converter
- Ideal for high-frequency switching and synchronous rectification

General Features

- $V_{DS} = 60V, I_D = 130A$
- $R_{DS(ON)} = 2.8m\Omega$ (typical) @ $V_{GS} = 10V$
- $R_{DS(ON)} = 3.5m\Omega$ (typical) @ $V_{GS} = 4.5V$
- Excellent gate charge x $R_{DS(on)}$ product(FOM)
- Very low on-resistance $R_{DS(on)}$
- 150 °C operating temperature
- Pb-free lead plating



TO-252



Schematic

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VST06N020	VST06N020-T2	TO-252	-	-	-

Absolute Maximum Ratings ($T_c = 25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	60	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous (Silicon Limited)	I_D	130	A
Drain Current-Continuous($T_c = 100^\circ C$)	$I_D(100^\circ C)$	100	A
Pulsed Drain Current	I_{DM}	520	A
Maximum Power Dissipation	P_D	140	W
Derating factor		0.93	W/ $^\circ C$
Single pulse avalanche energy (Note 1)	E_{AS}	520	mJ
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 To 175	$^\circ C$

Thermal Characteristic

Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	1.07	$^\circ C/W$
--------------------------------------	-----------------	------	--------------

Electrical Characteristics (T_c=25°C unless otherwise noted)


Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V I _D =250μA	60		-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =60V, V _{GS} =0V	-	-	1	μA
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V, V _{DS} =0V	-	-	±100	nA
On Characteristics						
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} , I _D =250μA	1.0	1.7	2.4	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =10V, I _D =65A	-	2.8	3.5	mΩ
		V _{GS} =4.5V, I _D =65A	-	3.5	4.5	mΩ
Forward Transconductance	g _{FS}	V _{DS} =5V, I _D =65A	40	-	-	S
Dynamic Characteristics						
Input Capacitance	C _{iss}	V _{DS} =30V, V _{GS} =0V, F=1.0MHz	-	4000	-	PF
Output Capacitance	C _{oss}		-	605	-	PF
Reverse Transfer Capacitance	C _{rss}		-	44	-	PF
Switching Characteristics (Note 2)						
Turn-on Delay Time	t _{d(on)}	V _{DD} =30V, I _D =65A V _{GS} =10V, R _G =4.7Ω	-	11	-	nS
Turn-on Rise Time	t _r		-	5	-	nS
Turn-Off Delay Time	t _{d(off)}		-	49	-	nS
Turn-Off Fall Time	t _f		-	10	-	nS
Total Gate Charge	Q _g	V _{DS} =30V, I _D =65A, V _{GS} =10V	-	73		nC
Gate-Source Charge	Q _{gs}		-	12.5		nC
Gate-Drain Charge	Q _{gd}		-	11		nC
Drain-Source Diode Characteristics						
Diode Forward Voltage	V _{SD}	V _{GS} =0V, I _S =65A	-		1.2	V
Diode Forward Current	I _S		-	-	130	A
Reverse Recovery Time	t _{rr}	T _J = 25°C, I _F = I _S	-	48		nS
Reverse Recovery Charge	Q _{rr}	di/dt = 100A/μs	-	60		nC

Notes:


1. EAS condition : T_j=25°C, V_{DD}=30V, V_G=10V, L=0.5mH, R_G=25Ω
2. Guaranteed by design, not subject to production
3. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T_{J(MAX)}=175°C. The SOA curve provides a single pulse rating.

Test Circuit


1) E_{AS} test Circuit



2) Gate charge test Circuit



3) Switch Time Test Circuit



Typical Electrical and Thermal Characteristics




Figure 1 Output Characteristics




Figure 2 Transfer Characteristics




Figure 3 Rdson- Drain Current




Figure 4 Rdson-Junction Temperature




Figure 5 Gate Charge









Figure 6 Source- Drain Diode Forward


Figure 7 Capacitance vs Vds

Figure 9 Power De-rating

Figure 8 Safe Operation Area (Note3)

Figure 10 Current De-rating

Figure 11 Normalized Maximum Transient Thermal Impedance