

Description

The VST04N050 uses **Super Trench** technology that is uniquely optimized to provide the most efficient high frequency switching performance. Both conduction and switching power losses are minimized due to an extremely low combination of $R_{DS(ON)}$ and Q_g . This device is ideal for high-frequency switching and synchronous rectification.

Application


- DC/DC Converter
- Ideal for high-frequency switching and synchronous rectification

General Features

- $V_{DS}=40V, I_D=75A$
 $R_{DS(ON)}=5.1m\Omega$ (typical) @ $V_{GS}=10V$
- Excellent gate charge x $R_{DS(on)}$ product(FOM)
- Very low on-resistance $R_{DS(on)}$
- 150 °C operating temperature
- Pb-free lead plating



DFN5x6



Schematic

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VST04N050	VST04N050-D56	DFN5x6	-	-	-

Absolute Maximum Ratings ($T_c=25^\circ\text{C}$ unless otherwise noted)

Parameter		Symbol	Limit	Unit
Drain-Source Voltage		V_{DS}	40	V
Gate-Source Voltage		V_{GS}	± 20	V
Drain Current-Continuous	($T_c=25^\circ\text{C}$)	I_D	75	A
	($T_c=100^\circ\text{C}$)		53	
Maximum Power Dissipation	($T_c=25^\circ\text{C}$)	P_D	55	W
Pulsed Drain Current		I_{DM}	300	A
Derating factor			0.44	W/ $^\circ\text{C}$
Single pulse avalanche energy ^(Note 1)		E_{AS}	163	mJ
Operating Junction and Storage Temperature Range		T_J, T_{STG}	-55 To 150	$^\circ\text{C}$

Thermal Characteristic

Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	2.3	$^\circ\text{C/W}$
--------------------------------------	-----------------	-----	--------------------

Electrical Characteristics ($T_c=25^{\circ}\text{C}$ unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{GS}=0V, I_D=250\mu A$	40	-	-	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS}=40V, V_{GS}=0V$	-	-	1	μA
Gate-Body Leakage Current	I_{GSS}	$V_{GS}=\pm 20V, V_{DS}=0V$	-	-	± 100	nA
On Characteristics						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=250\mu A$	2	3	4	V
Drain-Source On-State Resistance	$R_{DS(ON)}$	$V_{GS}=10V, I_D=20A$	-	5.1	5.7	m Ω
Forward Transconductance	g_{FS}	$V_{DS}=5V, I_D=20A$	-	25	-	S
Dynamic Characteristics						
Input Capacitance	C_{iss}	$V_{DS}=20V, V_{GS}=0V,$ $F=1.0MHz$	-	1050	-	pF
Output Capacitance	C_{oss}		-	500	-	pF
Reverse Transfer Capacitance	C_{rss}		-	25	-	pF
Switching Characteristics (Note 2)						
Turn-on Delay Time	$t_{d(on)}$	$V_{DD}=20V, I_D=20A$ $V_{GS}=10V, R_G=1.6\Omega$	-	7	-	nS
Turn-on Rise Time	t_r		-	30	-	nS
Turn-Off Delay Time	$t_{d(off)}$		-	25	-	nS
Turn-Off Fall Time	t_f		-	8	-	nS
Total Gate Charge	Q_g	$V_{DS}=20V, I_D=20A,$ $V_{GS}=10V$	-	18	-	nC
Gate-Source Charge	Q_{gs}		-	6.5	-	nC
Gate-Drain Charge	Q_{gd}		-	4.5	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage	V_{SD}	$V_{GS}=0V, I_S=20A$	-	-	1.2	V
Diode Forward Current	I_S		-	-	75	A
Reverse Recovery Time	t_{rr}	$T_J = 25^{\circ}C, I_F = I_S$ $di/dt = 100A/\mu s$	-	14	-	nS
Reverse Recovery Charge	Q_{rr}		-	16	-	nC

Notes:

1. EAS condition : $T_J=25^{\circ}\text{C}, V_{DD}=20V, V_G=10V, L=0.5mH, R_G=25\Omega$
2. Guaranteed by design, not subject to production
3. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_J(MAX)=150^{\circ}\text{C}$. The SOA curve provides a single pulse rating.

Typical Electrical and Thermal Characteristics




Figure 1 Output Characteristics




Figure 2 Transfer Characteristics




Figure 3 $R_{DS(on)}$ - Drain Current




Figure 4 $R_{DS(on)}$ -Junction Temperature




Figure 5 Gate Charge









Figure 6 Source- Drain Diode Forward


Figure 7 Capacitance vs Vds

Figure 9 Power De-rating

Figure 8 Safe Operation Area (Note3)

Figure 10 Current De-rating

Figure 11 Normalized Maximum Transient Thermal Impedance