

Description

The VST10N780 uses **Super Trench** technology that is uniquely optimized to provide the most efficient high frequency switching performance. Both conduction and switching power losses are minimized due to an extremely low combination of $R_{DS(on)}$ and Q_g . This device is ideal for high-frequency switching and synchronous rectification.

General Features


- $V_{DS}=100V, I_D=16A$
 $R_{DS(on)}=78m\Omega$ (typical) @ $V_{GS}=10V$
- Excellent gate charge x $R_{DS(on)}$ product(FOM)
- Very low on-resistance $R_{DS(on)}$
- 175 °C operating temperature
- Pb-free lead plating
- 100% UIS tested

Application

- LED backlighting
- Ideal for high-frequency switching and synchronous rectification



TO-252



Schematic

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VST10N780	VST10N780-T2	TO-252	Ø330mm	12mm	2500 units

Absolute Maximum Ratings ($T_A=25^{\circ}C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	100	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous	I_D	16	A
Drain Current-Continuous($T_C=100^{\circ}C$)	$I_D(100^{\circ}C)$	11.3	A
Pulsed Drain Current	I_{DM}	64	A
Maximum Power Dissipation	P_D	55	W
Derating factor		0.37	W/ $^{\circ}C$
Single pulse avalanche energy (Note 5)	E_{AS}	26	mJ
Drain Source voltage slope, $V_{DS} \leq 120 V$,	dv/dt	50	V/ns
Drain Source voltage slope, $V_{DS} \leq 120 V, I_{SD} < I_D$	dv/dt	50	V/ns
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 To 175	$^{\circ}C$

Thermal Characteristic

Thermal Resistance, Junction-to-Case ^(Note 2)	$R_{\theta JC}$	2.7	$^{\circ}\text{C/W}$
--	-----------------	-----	----------------------

Electrical Characteristics ($T_A=25^{\circ}\text{C}$ unless otherwise noted)


Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V I _D =250μA	100	-	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =100V,V _{GS} =0V	-	-	1	μA
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V,V _{DS} =0V	-	-	±100	nA
On Characteristics ^(Note 3)						
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} ,I _D =250μA	2.0	3.2	4.0	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =10V, I _D =16A	-	78	95	mΩ
Gate resistance	R _G		-	10	-	Ω
Forward Transconductance	g _{FS}	V _{DS} =5V,I _D =16A	-	20	-	S
Dynamic Characteristics ^(Note4)						
Input Capacitance	C _{iss}	V _{DS} =50V,V _{GS} =0V, F=1.0MHz	-	322		PF
Output Capacitance	C _{oss}		-	53		PF
Reverse Transfer Capacitance	C _{rss}		-	5.1		PF
Switching Characteristics ^(Note 4)						
Turn-on Delay Time	t _{d(on)}	V _{DD} =50V, R _L =3Ω V _{GS} =10V,R _G =3Ω	-	6	-	nS
Turn-on Rise Time	t _r		-	3	-	nS
Turn-Off Delay Time	t _{d(off)}		-	18	-	nS
Turn-Off Fall Time	t _f		-	3	-	nS
Total Gate Charge	Q _g	V _{DS} =50V,I _D =10A, V _{GS} =10V	-	5.6	-	nC
Gate-Source Charge	Q _{gs}		-	2.4	-	nC
Gate-Drain Charge	Q _{gd}		-	1.3	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage ^(Note 3)	V _{SD}	V _{GS} =0V,I _S =10A	-	-	1.2	V
Diode Forward Current ^(Note 2)	I _S		-	-	16	A
Reverse Recovery Time	t _{rr}	T _J = 25°C, I _F = I _S di/dt = 100A/μs ^(Note3)	-	15	-	nS
Reverse Recovery Charge	Q _{rr}		-	53	-	nC

Notes:


1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, $t \leq 10$ sec.
3. Pulse Test: Pulse Width $\leq 300\mu s$, Duty Cycle $\leq 2\%$.
4. Guaranteed by design, not subject to production
5. EAS condition : $T_J=25^{\circ}\text{C}, V_{DD}=50V, V_G=10V, L=0.5mH, R_g=25\Omega$

Test Circuit


1) E_{AS} test Circuit



2) Gate charge test Circuit



3) Switch Time Test Circuit



Typical Electrical and Thermal Characteristics




Figure 1 Output Characteristics




Figure 2 Transfer Characteristics




Figure 3 $R_{DS(on)}$ - Drain Current




Figure 4 $R_{DS(on)}$ -Junction Temperature




Figure 5 Gate Charge










Figure 6 Source- Drain Diode Forward


Figure 7 Capacitance vs Vds

Figure 9 Power De-rating

Figure 8 Safe Operation Area

Figure 10 Current De-rating

Figure 11 Normalized Maximum Transient Thermal Impedance

**Figure 12 BV_{DSS} vs Junction Temperature**