

Description

The VSM5NP06 uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.

General Features

N channel

- $V_{DS} = 60V, I_D = 5A$
 $R_{DS(ON)} < 28m\Omega @ V_{GS} = 10V$
 $R_{DS(ON)} < 38m\Omega @ V_{GS} = 4.5V$



P channel

- $V_{DS} = -60V, I_D = -4A$
 $R_{DS(ON)} < 80m\Omega @ V_{GS} = -10V$

- High density cell design for ultra low R_{dson}
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high E_{AS}
- 100% R_g tested
- 100% ΔV_{ds} tested
- 100% UIS tested

Application

- H-bridge
- Inverters



Schematic

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM5NP06	VSM5NP06-S8	SOP-8	Ø330mm	12mm	4000 units

Absolute Maximum Ratings ($T_A = 25^\circ C$ unless otherwise noted)

Parameter		Symbol	N-Channel	P-Channel	Unit
Drain-Source Voltage		V_{DS}	60	-60	V
Gate-Source Voltage		V_{GS}	± 20	± 20	V
Continuous Drain Current	$T_A = 25^\circ C$	I_D	5	-4	A
	$T_A = 100^\circ C$		3.5	-2.8	
Pulsed Drain Current (Note 1)		I_{DM}	30	-30	A
Maximum Power Dissipation	$T_A = 25^\circ C$	P_D	2	2	W
Operating Junction and Storage Temperature Range		T_J, T_{STG}	-55 To 150	-55 To 150	$^\circ C$

Thermal Characteristic

N-channel	Thermal Resistance, Junction-to- Ambient (Note 2)	$R_{\theta JA}$	62.5	$^\circ C/W$
P-channel	Thermal Resistance, Junction-to- Ambient (Note 2)	$R_{\theta JA}$	62.5	$^\circ C/W$
N-channel	Thermal Resistance, Junction-to- Lead (Note 2)	$R_{\theta JL}$	30	$^\circ C/W$
P-channel	Thermal Resistance, Junction-to- Lead (Note 2)	$R_{\theta JL}$	30	$^\circ C/W$

N-Channel Electrical Characteristics ($T_A=25^{\circ}\text{C}$ unless otherwise noted)


Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V I _D =250μA	60	-	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =60V, V _{GS} =0V	-	-	1	μA
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V, V _{DS} =0V	-	-	±100	nA
On Characteristics (Note 3)						
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} , I _D =250μA	1.0	1.6	2.5	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =10V, I _D =5A	-	24	28	mΩ
	R _{DS(ON)}	V _{GS} =4.5V, I _D =5A		32	38	mΩ
Forward Transconductance	g _{FS}	V _{DS} =5V, I _D =5A	11	-	-	S
Dynamic Characteristics (Note4)						
Input Capacitance	C _{iss}	V _{DS} =30V, V _{GS} =0V, F=1.0MHz	-	979	-	PF
Output Capacitance	C _{oss}		-	120	-	PF
Reverse Transfer Capacitance	C _{rss}		-	100	-	PF
Switching Characteristics (Note 4)						
Turn-on Delay Time	t _{d(on)}	V _{DD} =30V ,R _L =2.5Ω V _{GS} =10V, R _G =3Ω	-	4.2	-	nS
Turn-on Rise Time	t _r		-	3.4	-	nS
Turn-Off Delay Time	t _{d(off)}		-	16	-	nS
Turn-Off Fall Time	t _f		-	2	-	nS
Total Gate Charge	Q _g	V _{DS} =30V, I _D =5A, V _{GS} =10V	-	22		nC
Gate-Source Charge	Q _{gs}		-	3.3		nC
Gate-Drain Charge	Q _{gd}		-	5.2		nC
Drain-Source Diode Characteristics						
Diode Forward Voltage (Note 3)	V _{SD}	V _{GS} =0V, I _S =5A	-		1.2	V
Diode Forward Current (Note 2)	I _S		-	-	5	A
Reverse Recovery Time	t _{rr}	TJ = 25°C, IF =5A di/dt = 100A/μs ^(Note3)	-	27	-	nS
Reverse Recovery Charge	Q _{rr}		-	30	-	nC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

Notes:


1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. The value of $R_{\theta JA}$ is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^{\circ}\text{C}$.
The value in any a given application depends on the user's specific board design. The $R_{\theta JA}$ is the sum of the thermal impedance from junction to lead $R_{\theta JL}$ and lead to ambient..
3. Pulse Test: Pulse Width $\leq 300\mu s$, Duty Cycle $\leq 2\%$.
4. Guaranteed by design, not subject to production

Test Circuit


1) E_{AS} test Circuit



2) Gate charge test Circuit



3) Switch Time Test Circuit



N-Channel Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 4 Rdson-Junction Temperature




Figure 2 Transfer Characteristics




Figure 5 Gate Charge




Figure 3 Rdson- Drain Current









Figure 6 Source- Drain Diode Forward


Figure 7 Capacitance vs Vds

Figure 9 BV_{DSS} vs Junction Temperature

Figure 8 Safe Operation Area

Figure 10 V_{GS(th)} vs Junction Temperature

Figure 11 Normalized Maximum Transient Thermal Impedance

P-Channel Electrical Characteristics (T_A=25°C unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V I _D =-250μA	-60	-	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =-60V, V _{GS} =0V	-	-	-1	μA
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V, V _{DS} =0V	-	-	±100	nA
On Characteristics (Note 3)						
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} , I _D =-250μA	-1.5	-2.6	-3.0	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =-10V, I _D =-4A	-	64	80	mΩ
Forward Transconductance	g _{FS}	V _{DS} =-5V, I _D =-4A	11	-	-	S
Dynamic Characteristics (Note4)						
Input Capacitance	C _{iss}	V _{DS} =-30V, V _{GS} =0V, F=1.0MHz	-	960	-	PF
Output Capacitance	C _{OSS}		-	86	-	PF
Reverse Transfer Capacitance	C _{rSS}		-	38	-	PF
Switching Characteristics (Note 4)						
Turn-on Delay Time	t _{d(on)}	V _{DD} =-30V ,R _L =2.5Ω V _{GS} =-10V, R _G =3Ω	-	9	-	nS
Turn-on Rise Time	t _r		-	10	-	nS
Turn-Off Delay Time	t _{d(off)}		-	25	-	nS
Turn-Off Fall Time	t _f		-	11	-	nS
Total Gate Charge	Q _g	V _{DS} =-30V, I _D =-4A, V _{GS} =10V	-	15.8		nC
Gate-Source Charge	Q _{GS}		-	3		nC
Gate-Drain Charge	Q _{gd}		-	3.5		nC
Drain-Source Diode Characteristics						
Diode Forward Voltage (Note 3)	V _{SD}	V _{GS} =0V, I _S =-4A	-		-1.2	V
Diode Forward Current (Note 2)	I _S		-	-	-4	A
Reverse Recovery Time	t _{rr}	T _J = 25°C, I _F =-4A di/dt = 100A/μs ^(Note3)	-	27.5	-	nS
Reverse Recovery Charge	Q _{rr}		-	30	-	nC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

Notes:

1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. The value of R_{θJA} is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with T_A =25°C.
The value in any a given application depends on the user's specific board design. The R_{θJA} i is the sum of the thermal impedance from junction to lead R_{θJL} and lead to ambient..
3. Pulse Test: Pulse Width ≤ 300μs, Duty Cycle ≤ 2%.
4. Guaranteed by design, not subject to production

P-Channel Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 2 Transfer Characteristics




Figure 3 Rdson- Drain Current




Figure 4 Rdson-Junction Temperature




Figure 5 Gate Charge









Figure 6 Source- Drain Diode Forward


Figure 7 Capacitance vs Vds

Figure 9 BV_{DSS} vs Junction Temperature

Figure 8 Safe Operation Area

Figure 10 $V_{GS(th)}$ vs Junction Temperature

Figure 11 Normalized Maximum Transient Thermal Impedance