

Features

- Excellent $R_{DS(ON)}$ and Low Gate Charge
- 100% UIS Tested
- 100% ΔV_{ds} Tested
- Halogen-free; RoHS-compliant
- Pb-free plating

Applications


- Load Switch
- PWM Application
- Power Management

Product Summary

Parameters	Value	Unit
V_{DSS}	60	V
$V_{GS(th)_{Typ}}$	1.6	V
$I_D(@V_{GS}=10V)$	35	A
$R_{DS(ON)_{Typ}}(@V_{GS}=10V)$	12.0	$m\Omega$
$R_{DS(ON)_{Typ}}(@V_{GS}=4.5V)$	14.3	$m\Omega$



DFN3x3



Schematic

Ordering Information

Device	Marking	MSL	Form	Package	Reel(pcs)	Per Carton (pcs)
VSM35N06-D33	VSM35N06	1	Tape&Reel	DFN3x3	5000	50000

Absolute Maximum Ratings (@ $T_C = 25^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Value	Unit
V_{DS}	Drain-to-Source Voltage	60	V
V_{GS}	Gate-to-Source Voltage	± 20	V
I_D	Continuous Drain Current	$T_C = 25^\circ\text{C}$	A
		$T_C = 100^\circ\text{C}$	
I_{DM}	Pulsed Drain Current ⁽¹⁾	Refer to Fig.4	A
E_{AS}	Single Pulsed Avalanche Energy ⁽²⁾	64	mJ
P_D	Power Dissipation	$T_C = 25^\circ\text{C}$	W
		$T_C = 100^\circ\text{C}$	
T_J, T_{STG}	Junction & Storage Temperature Range	-55 to 150	$^\circ\text{C}$

Thermal Characteristics

Symbol	Parameter	Max	Unit
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient ⁽³⁾	49	$^\circ\text{C/W}$
$R_{\theta JC}$	Thermal Resistance, Junction to Case	2.2	





JMTQ35N06A

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
Off Characteristics						
V _{(BR)DSS}	Drain-Source Breakdown Voltage	I _D = 250 μA, V _{GS} = 0V	60	-	-	V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 60V, V _{GS} = 0V	-	-	1.0	μA
I _{GSS}	Gate-Body Leakage Current	V _{DS} = 0V, V _{GS} = ±20V	-	-	±100	nA
On Characteristics						
V _{GS(th)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _D = 250 μA	1.1	1.6	2.1	V
R _{DS(ON)}	Static Drain-Source ON-Resistance ⁽⁴⁾	V _{GS} = 10V, I _D = 30A	-	12.0	15.6	mΩ
		V _{GS} = 4.5V, I _D = 20A	-	14.3	18.6	mΩ
Dynamic Characteristics						
R _g	Gate Resistance	f = 1MHz	-	2.4	-	Ω
C _{iss}	Input Capacitance	V _{GS} = 0V, V _{DS} = 30V, f = 1MHz	1900	2660	3591	pF
C _{oss}	Output Capacitance		85	119	161	pF
C _{rss}	Reverse Transfer Capacitance		69	96	130	pF
Q _g	Total Gate Charge	V _{GS} = 0 to 10V V _{DS} = 30V, I _D = 30A	36	50	68	nC
Q _{gs}	Gate Source Charge		-	10	-	nC
Q _{gd}	Gate Drain("Miller") Charge		-	9.2	-	nC
Switching Characteristics						
t _{d(on)}	Turn-On DelayTime	V _{GS} = 10V, V _{DD} = 30V I _D = 30A, R _{GEN} = 3 Ω	-	9	-	ns
t _r	Turn-On Rise Time		-	31	-	ns
t _{d(off)}	Turn-Off DelayTime		-	44	-	ns
t _f	Turn-Off Fall Time		-	8	-	ns
Body Diode Characteristics						
I _S	Maximum Continuous Body Diode Forward Current		-	-	35	A
I _{SM}	Maximum Pulsed Body Diode Forward Current		-	-	140	A
V _{SD}	Body Diode Forward Voltage	V _{GS} = 0V, I _S = 30A	-		1.2	V
t _{rr}	Body Diode Reverse Recovery Time	I _F = 30A, di/dt = 100A/us	16	22	30	ns
Q _{rr}	Body Diode Reverse Recovery Charge		-	25	-	nC







Notes:

1. Repetitive Rating: Pulse Width Limited by Maximum Junction Temperature.
2. E_{AS} condition: Starting $T_J=25C, V_{DD}=30V, V_{GS}=10V, R_G=25ohm, L=0.5mH, I_{AS}=15.96A, V_{DD}=0V$ during time in avalanche.
3. $R_{\theta JA}$ is measured with the device mounted on a 1inch² pad of 2oz copper FR4 PCB.
4. Pulse Test: Pulse Width $\leq 300\mu s$, Duty Cycle $\leq 0.5\%$.

JMTQ35N06A

Figure 1: Power De-rating

Figure 2: Current De-rating

Figure 3: Normalized Maximum Transient Thermal Impedance

Figure 4: Peak Current Capacity


JMTQ35N06A

Figure 5: Output Characteristics

Figure 6: Typical Transfer Characteristics

Figure 7: On-resistance vs. Drain Current

Figure 8: Body Diode Characteristics

Figure 9: Gate Charge Characteristics

Figure 10: Capacitance Characteristics


JMTQ35N06A

Figure 11: Normalized Breakdown voltage vs. Junction Temperature




Figure 12: Normalized on Resistance vs. Junction Temperature




Figure 13: Normalized Threshold Voltage vs. Junction Temperature




Figure 14: RDS(ON) vs. VGS













Figure 15: Maximum Safe Operating Area




Figure 1: Gate Charge Test Circuit & Waveform

Figure 2: Resistive Switching Test Circuit & Waveform

Figure 3: Unclamped Inductive Switching Test Circuit & Waveform

Figure 4: Diode Recovery Test Circuit & Waveform